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ABSTRACT 
 Evolution of semiconductor devices is allowing to implement power electronics 
technology in a variety of applications, moving traditional AC systems to more efficient 
and reliable DC systems. Some examples are shipboard power distribution systems, DC 
microgrids, electric vehicles and more electric aircrafts. Even though these types of 
systems offer significant advantages that make them attractive in different areas, the 
interconnection of feedback-controlled power converters leads to emergent dynamic 
behavior that a system designer must take into account to ensure proper operation of the 
system. Additionally, system reconfiguration is very likely to happen in applications such 
as a shipboard power distribution, where the loads and sources may change depending on 
the current mission or in case of contingency. In these cases, system dynamics will change 
and the overall stability may be compromised. 
 Several criteria can be found in the literature to evaluate system stability. More 
recently, it was shown that the DC bus impedance can be used for this purpose, overcoming 
some limitations that other criteria had. Additionally, system identification can be used to 
monitor the bus impedance. However, there is still a need for a method to evaluate the 
dynamic performance to guarantee that sudden changes in the system will not affect the 
DC distribution bus significantly. 
vi 
 
 Active and passive stabilization methods can be implemented to allow for the plug-
in capability of new converters to increase the size of the system without compromising 
the overall stability of the power distribution system. One approach is to implement 
Positive Feed-Forward control on a load side converter, which introduces a virtual damping 
impedance at the DC bus. A proper design approach for this damping impedance that will 
ensure a good stability margin is needed. 
 To address these challenges, firstly a modelling approach that facilitates obtaining 
the transfer functions of a multi-converter system is presented. Second, a simplified model 
of the bus impedance will be developed that will allow to evaluate the system when it 
undergoes reconfiguration and to take fast corrective actions when they are needed. Third, 
a design procedure for the required damping impedance based on the bus impedance 
dominant poles will be proposed. And last, an adaptive and distributed stabilizing 
controller will be presented to account for changes in the load demand.
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CHAPTER 1 
INTRODUCTION 
1.1. DC POWER DISTRIBUTION SYSTEMS 
In recent times, DC power distribution systems are becoming a feasible option for 
several applications due to developments in power electronic technologies, energy storage 
devices and the growing incorporation of renewable energy sources. They offer several 
advantages compared to traditional AC systems. For example, compact power electronic 
converters replace the use of large low-frequency transformers, the connection and 
disconnection of sources is made more simple, phase synchronization among paralleled 
generators is not required, the imbalance and harmonic problems of AC systems are 
eliminated as well as the reactive power flow, which leads to a reduction in system losses 
[1].  
The use of power electronics allows to actively control the system power flow in the 
most optimal way, allowing rapid reconfiguration to match generation with load demand. 
Additionally, they offer modularity design characteristic so that subsystems can be 
individually designed and then integrated into the power system.  
Current research in the area of DC power distribution systems is focused on 
developing advanced control methods that will enable the deployment of DC systems for 
applications such as smart buildings, electric vehicles, aircraft, and maritime applications.  
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In particular, the US Navy has a strong interest in the development of the all-electric 
ship (AES), which can be seen as a large-scale onboard permanently islanded microgrid. 
The high power level and highly dynamical loads onboard, and the need for a more fuel-
efficient vessel have motivated the development of the AES with DC power distribution 
where voltage level higher than 1 kV is adopted, leading to the Medium Voltage DC system 
(MVDC) [2]. In onboard MVDC systems, like the one depicted in Figure 1.1, power 
converters act as interface between several types of sources, storage devices and loads with 
the main DC bus. Feedback control is typically implemented for output regulation to 
maintain the bus voltage and the different load voltage levels. 
 
Figure 1.1. Notional MVDC System 
 Interaction among power converters connected to the same DC bus can compromise 
system-level stability and dynamic performance. In a DC power distribution system, even 
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if a particular converter is designed to be standalone stable, emergent behavior appears 
when several converters are interconnected and the overall system stability is not 
guaranteed [3]. 
This problem was analyzed by Middlebrook in [4], where he studied the effect of 
input filters in switching converters and established a set of design criteria to ensure system 
stability. The nature of this emergent behavior can be understood by considering the system 
in Figure 1.2, made of a feedback-controlled power converter with an input filter to smooth 
the current drawn by the supply.  
 
Figure 1.2. Feedback-controlled power converter with an input filter 
 Output voltage regulation causes the output power to be constant and, assuming 
that the losses are not significant, the input power also remains constant. This characteristic 
is illustrated in Figure 1.3. Linearization around the quiescent operating point determines 
a line with negative slope, therefore the incremental input resistance, which is the small-
signal characteristic of the input impedance of this converter at DC, is negative [5]. This 
means that increasing the voltage 𝑉𝑖𝑛 causes the current 𝐼𝑖𝑛 to decrease so the input power 
remains constant. The incremental resistance has a value given in (1.1), where R is the 
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output load resistance and M is the conversion ratio 𝑉𝑜𝑢𝑡/𝑉𝑖𝑛. Notice that 
𝑅
𝑀2⁄  is the 
reflected load, but the reflected incremental resistance is negative. 
𝑅𝑖𝑛 =
𝑑𝑉
𝑑𝐼
= −
𝑅
𝑀2
 (1.1)  
Vin-OP
Iin
loadinin PIV 
Iin-OP
Vin
Quiescent
Operating
point
 
Figure 1.3. Negative incremental input impedance due to CPL 
 Practical control systems exhibit a limited bandwidth, determined by the crossover 
frequency of the feedback loop. Therefore the closed-loop input impedance 𝑍𝑖𝑛 will behave 
as a negative resistance at low frequencies where the regulator works well as shown in 
Figure 1.4. 
If the input filter of Figure 1.2 is poorly damped, its output impedance, also shown 
in Figure 1.4, will present a high resonance at the filter cutoff frequency. If this peak is 
sufficiently high, the net circuit impedance, which we will call bus impedance later, 
becomes resistive and negative at the resonant frequency, and the system operates like a 
negative resistance oscillator, so oscillation will occur. This is the origin of system potential 
instability. 
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Figure 1.4. Impedance Bode plot 
 Another way of interpreting this problem is by considering the interaction among 
the control loops of the different converters, which creates new dynamic modes and 
emergent dynamic behavior. It is found that interaction tends to cause instability when the 
source subsystem output impedance and the load subsystem input impedance are 
comparable in magnitude [3].  
In systems such as shipboard power distribution systems, reconfiguration is very 
likely to happen when the ship mission changes or components are added/removed 
depending on the current needs of the ship. This represents a major challenge for system 
designers, since they need to consider the interaction between different subsystems when 
the conditions change. A methodology to easily evaluate system stability and dynamic 
performance is needed to ensure that the systems normal operation is not compromised. 
Furthermore, to preserve the modularity characteristic, stabilizing controllers can be 
implemented without introducing major hardware modification, so a proper design 
approach should be used to ensure that certain dynamic specifications are met. 
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1.2. BACKGROUND AND STATE OF THE ART 
A description of the state of the art on stability analysis for DC power distribution 
systems and stabilization methods to improve the overall stability margin are presented in 
this section. 
1.2.1. STABILITY ANALYSIS OF DC POWER DISTRIBUTION SYSTEMS 
The system depicted in Figure 1.1 is a non-linear system because of the switching 
behavior of the interface power electronic converters and the impedance characteristic of 
Constant Power Loads (CPL). In the study of such systems, large and small-signal stability 
analysis can be used. For large signal stability analysis, a non-linear model of the system 
has to be considered which is considerably complex and the level of complexity depends 
on the objectives and simplifying assumptions. For example, the constant power load 
behavior of load subsystems is a very frequent assumption. Lyapunov theory is typically 
used to determine the stability margin and to establish the domain of attraction of the 
system operating point [6].  
A simpler approach is to analyze the behavior of the system for small variations 
around a specific operating point, which is called small-signal stability analysis. In this 
case, the non-linear system is linearized at the given operating point and linear theory can 
be used for the stability analysis. The drawback is that, if the conditions in the system 
change, the analysis has to be performed again and the stability result is valid only in the 
small (locally).  
For small-signal stability analysis, the system in Figure 1.1 is typically divided into 
two subsystems, a source subsystem with output impedance 𝑍𝑆 and a load subsystem with 
input impedance 𝑍𝐿. Consider the simple case of the system in Figure 1.5 consisting of two 
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converters, where the source converter establishes the bus voltage and the load converter 
feeds a load at a different voltage level. 
 
Figure 1.5. Cascaded system 
 Each converter has its own input-to-output transfer function determined from the 
small-signal characteristics. The input-to-output transfer function of the cascaded system 
is given by (1.2), where 𝑇𝑀𝐿𝐺 = 𝑍𝑆/𝑍𝐿 is called the Minor Loop Gain. 
𝐺 =
𝑣𝑜𝑢𝑡
𝑣𝑖𝑛
= 𝐺𝑆𝐺𝐿
𝑍𝐿
𝑍𝐿 + 𝑍𝑆
= 𝐺𝑆𝐺𝐿
1
1 + 𝑇𝑀𝐿𝐺
 (1.2)  
If the converters are designed to be standalone stable, the stability of the cascaded 
system depends on 𝑇𝑀𝐿𝐺. The Nyquist criterion provides a necessary and sufficient 
condition for stability: the system in Figure 1.5 is stable if and only if the Nyquist contour 
of 𝑇𝑀𝐿𝐺 does not encircle the (−1,0) point. 
Middlebrook proposed the small-gain condition (1.3) as a sufficient condition for 
system stability: it defines a forbidden region outside the unit circle for the magnitude of 
the minor loop gain, as shown in Figure 1.6 [4].  
‖𝑇𝑀𝐿𝐺‖ = ‖
𝑍𝑜𝑢𝑡𝑆
𝑍𝑖𝑛𝐿
‖ ≪ 1 (1.3)  
𝐺𝑆 =
𝑣𝑏𝑢𝑠
𝑣𝑖𝑛
 𝐺𝑆 =
𝑣𝑜𝑢𝑡
𝑣𝑏𝑢𝑠
 
+ 
𝑣𝑏𝑢𝑠 
- 
+ 
𝑣𝑖𝑛 
- 
+ 
𝑣𝑜𝑢𝑡 
- 
𝑍𝑆 𝑍𝐿 
Source Load 
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Figure 1.6. Middlebrook criterion 
 Several Minor Loop Gain based stability criteria have been proposed in the 
literature [7]. Typically, these criteria define a forbidden region for the magnitude of the 
minor loop gain in the s-domain. This is also used as a criterion to design the load assuming 
the source subsystem is known and vice versa, but it may result in a conservative design 
that often means a more expensive system [8]. 
Minor loop gain based criteria present some disadvantages since they assume a 
given power flow direction and are sensitive to component grouping which is relevant in 
cases where the role of source and load can change, for example in energy storage systems 
(ESS). Additionally, these criteria can lead to a very conservative design of the system. 
Recently, the Passivity Based Stability criterion has been proposed [9][10]. In this 
case, a multi-converter system (Figure 1.7 (a)) is reduced to a 1-port network (Figure 
1.7(c)) and the overall DC bus impedance is used for stability analysis. This is a sufficient 
condition which states that the system will be stable if the DC bus impedance is passive. 
This condition is satisfied if: 
a) 𝑍𝑏𝑢𝑠(𝑠) has no right half plane (RHP) poles, and 
b) 𝑍𝑏𝑢𝑠(𝑠) has a Nyquist contour which wholly lies in the closed RHP as shown in 
Figure 1.8.  
Im 
Re 
-1 
‖𝑇𝑀𝐿𝐺‖ ≤ 1 
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Although this criterion overcomes the limitations of previous criteria as shown in 
[7], it does not give information about the transient performance, meaning that the system 
might be stable but present sustained bus voltage oscillations in presence of perturbations 
such as a sudden change in the load. 
 
Figure 1.7. (a) Single bus DC power distribution system, (b) equivalent source and load 
subsystems, (c) equivalent 1-port network 
 
Figure 1.8. Representation of the PBSC and AIR 
 An Allowable Impedance Region (AIR) was proposed in [11]-[13] to be 
implemented alongside the PBSC to impose a minimum damping factor for the system. A 
region for the bus impedance in the s-domain, shown in Figure 1.8, is established assuming 
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that the bus impedance has a particular shape typical of systems composed of coupled 
feedback controlled converters with a tight output voltage regulation given by (1.4).  
𝑍𝑏𝑢𝑠(𝑠) =
𝑠
𝜔𝑜
𝑠2
𝜔𝑜2
+ 2𝜁𝑏𝑢𝑠
𝑠
𝜔𝑜
+ 1
 (1.4)  
If the bus impedance satisfies the PBSC then the system is stable. Moreover, if the 
bus impedance satisfies the AIR criterion the system will have a minimum damping factor 
for oscillations. However, the conditions of the system for which (1.4) is satisfied have to 
be defined and the design of a stabilizing controller requires bus impedance measurements. 
All of the above mentioned stability criteria are based on the definition of the 
system small-signal impedances, so they are valid for small variations of a specific 
operating point. If the system operating conditions change then the impedances have to be 
re-evaluated. 
Network analyzer techniques are implemented in [14]-[20] to monitor the bus 
impedance so that system stability can be analyzed periodically. However, the proposed 
method requires the introduction of a perturbation signal into the system which has to be 
done periodically. Additionally, the measurements take a certain amount of time which 
represents a disadvantage where rapid corrective action is required.   
1.2.2. STABILIZATION METHODS FOR DC SYSTEMS 
To deal with the stability issue in multi-converter systems several stabilization 
methods have been proposed that can be grouped into two main categories, linear and non-
linear methods. Several non-linear approaches for stabilization of constant power loads in 
DC systems can be found in the literature, for example backstepping controller and sliding 
mode control [20]-[23]. These nonlinear controllers are designed to ensure large signal 
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stability but they can be difficult to implement in practice. For example the classical sliding 
mode controller suffers from variations in the switching frequency in presence of input or 
output voltage variations which complicates the design of the system.  
Linear methods rely on small-signal models and the impedance-based analysis 
described in the previous section is a typical approach for designing this type of 
stabilization method. Passive damping can be achieved by connecting passive components 
such as resistors, capacitors and inductors to the DC bus. The configurations shown in 
Figure 1.9 are analyzed in [24], to improve the stability of a DC system with CPL. The 
three configurations provide similar results as far as stability improvement, but practical 
factors should be considered when choosing one a specific configuration.  For example, by 
implementing the RC damping across the capacitor, energy is not consumed in steady state 
so system losses are not increased. However, energy is dissipated during transients because 
of the presence of the damper resistor. 
Active damping techniques have been proposed with the objective of recovering 
the excess energy during transients back to the system. In addition, active approaches give 
the flexibility to adjust the damping parameters according to the system needs and avoid 
introducing more passive components in the system, which makes them more attractive for 
shipboard and aircraft applications. 
An active damping circuit that emulates a voltage controlled current source is 
proposed in [25]. The bus voltage is measured and used to estimate the oscillation 
frequency when instability is detected based on local extrema in a given time frame. This 
information is used to determine the current that needs to be injected to stabilize the system. 
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Although it adjusts the damping parameters when system conditions are changing, the 
detection technique might be affected by noise and be sensitive to the chosen time frame. 
 
Figure 1.9. Three passive damper circuits: (a) RC parallel damping, (b) RL parallel 
damping and (c) RL series damping 
 Positive Feed-Forward (PFF) control is another active damping approach proposed 
in the literature [26]-[28]. Generally it is implemented in a load side converter to stabilize 
the DC bus to which is connected. Figure 1.10 shows how PFF control is added to the 
existing feedback control of the converter for output regulation. This causes the addition 
of a virtual impedance 𝑍𝑑𝑎𝑚𝑝 at the input port of the converter where is implemented, in 
parallel to the existing input impedance. The hatted variables 𝑣𝑏𝑢𝑠, 𝑣𝑙𝑜𝑎𝑑 and ?̂? represent 
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small variations of the bus voltage, load voltage and control variable respectively around 
their steady state value.  
 
Figure 1.10. Implementation of PFF control 
 The expression for the new input impedance of the load converter is given in (1.5) 
and 𝑍𝑑𝑎𝑚𝑝 is defined in (1.6), where 𝐺𝐹𝐹 is the feed-forward compensator, 𝐺𝑖𝑔𝑐 is the 
control-to-input current transfer function of the converter and 𝑇𝑣 is the feedback voltage 
loop gain of the converter. 
1
𝑍𝑖𝑛(𝑠)
=
1
𝑍𝑖𝑛−𝐹𝐵(𝑠)
+
1
𝑍𝑑𝑎𝑚𝑝(𝑠)
 (1.5)  
1
𝑍𝑑𝑎𝑚𝑝(𝑠)
=
𝐺𝐹𝐹(𝑠)𝐺𝑖𝑔𝑐(𝑠)
𝑇𝑣(𝑠) + 1
 (1.6)  
The virtual impedance 𝑍𝑑𝑎𝑚𝑝 can be designed to impose passivity of the overall 
DC bus impedance to ensure stability. Additionally, PFF control can also be designed to 
impose a minimum damping factor for the overall DC system. 
 
 
Power 
Converter 
Source Load 
𝐺𝐹𝐹 𝐺𝐹𝐵 ?̂?𝑏𝑢𝑠 ?̂?𝑙𝑜𝑎𝑑  
?̂? 
𝒁𝒅𝒂𝒎𝒑 
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1.3. CONTENT OF DISSERTATION 
The main objective and the contributions made in this dissertation are described in 
this section. 
1.3.1. RESEARCH OBJECTIVE 
The main objective of this research is to develop methods for control of DC power 
distribution systems that will ensure stability and good dynamic performance of the system. 
Applications include shipboard power distribution systems, DC microgrids, electric 
vehicles and more electric aircrafts. 
1.3.2. CONTRIBUTIONS 
1. Multi-converter system modelling approach to easily obtain all the system transfer 
functions required for stability and performance evaluation 
2. Development of a simplified model of the bus impedance for DC systems, that will 
allow the designer to more easily evaluate system stability and dynamic performance 
3. Design of a stabilizing controller based on multi-converter system impedance analysis 
to improve system stability margin and dynamic performance 
4. Adaptive controller implementation to account for load changes in the system due to 
reconfiguration or component failure 
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CHAPTER 2  
BUS IMPEDANCE REDUCED ORDER MODEL 
In this chapter, a technique for modelling multi-converter systems that allows 
obtaining small-signal transfer functions is presented. The bus impedance transfer function 
is then analyzed in more detail to obtain a reduced order model use for stability and 
dynamic performance evaluation. At the end of the chapter, an example to demonstrate the 
proposed method is given. 
2.1. MODELLING AND ANALYSIS OF MULTI-CONVERTER SYSTEMS 
The objective of this section is to develop a practical modelling approach that 
allows obtaining transfer functions of a multi-converter system. The canonical model for 
power electronic converters shown in Figure 2. 1 will be used to derive general expressions 
for the power stage transfer functions [29]. Then, the expressions for a cascaded system 
made of two converters will be derived. The procedure is general in nature and can be 
extended to any type of topology and to more complicated systems made of several power 
converters. The parameters of the model for the buck, boost and buck-boost converters are 
given in Table 2. 1. 
16 
 
 
Figure 2. 1. Canonical circuit model representation of a DC-to-DC converter 
Table 2. 1. Elements of the canonical circuit model for three common power stages 
Converter 𝑴(𝑫) 𝑳𝒆 𝒆(𝒔) 𝒋(𝒔) 
Buck 𝐷 𝐿 𝑉/𝐷2 𝑉/𝑍 
Boost 1/𝐷′ 𝐿/𝐷′2 
𝑉 (1 −
𝑠𝐿
𝐷′2𝑍
) 
𝑉
𝐷′2𝑍
 
Buck-Boost −𝐷/𝐷′ 𝐿/𝐷′2 
−
𝑉
𝐷2
(1 −
𝑠𝐿
𝐷′2𝑍
) −
𝑉
𝐷′2𝑍
 
The following set of equations (2.1) determines the open-loop small-signal 
equations for the canonical model, obtained by perturbing and linearizing the average 
model [29]. Capital letters represent the steady-state variables and the hatted variables are 
small-signal perturbations around the operating point. 
{
 
 
 
 𝑀(𝐷)𝑒(𝑠)?̂?(𝑠) +𝑀(𝐷)𝑣𝑔(𝑠) − 𝑣(𝑠) − 𝑠𝐿𝑒𝑖̂𝐿(𝑠) = 0
𝑖̂𝐿(𝑠) − 𝑖?̂?𝑜𝑎𝑑(𝑠) − (𝑠𝐶 +
1
𝑍
)𝑣(𝑠) = 0
𝑖?̂?(𝑠) − 𝑗(𝑠)?̂?(𝑠) − 𝑀(𝐷)𝑖̂𝐿(𝑠) = 0
 
 
(2.1)  
The two-port network in Figure 2. 2 represents the open loop model where the 
inputs are small-signal variations of the load current 𝑖̂𝑙𝑜𝑎𝑑 , input voltage 𝑣𝑔 and duty cycle 
?̂?, and the outputs are small-signal variations of input current 𝑖?̂?, output voltage 𝑣 and 
inductor current 𝑖̂𝐿. 
+ 
- 
+ - 
?̂?𝑔 
𝑖?̂? 
𝑒(𝑠)?̂?(𝑠) 
𝑗(𝑠)?̂?(𝑠) 
1:𝑀(𝐷) 𝐿𝑒 
𝐶 𝑍 𝑖?̂?𝑜𝑎𝑑 
+ 
?̂? 
- 
𝑖?̂? 
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Figure 2. 2. Open loop two-port network small-signal model 
 The set of equations (2.1) describing the converter small-signal behavior is 
represented in matrix form in (2.2), where 𝐴, 𝑋𝑜𝑢𝑡 and 𝑋𝑖𝑛 are defined in (2.3) and (2.4). 
𝑋𝑜𝑢𝑡 and 𝑋𝑖𝑛 represent the output and input variables of the system in Figure 2. 2 in 
standalone mode. 
[𝐴] [
𝑋𝑜𝑢𝑡
𝑋𝑖𝑛
] = 0 
(2.2)  
𝐴 = [
1
0
0
0
−1
−(𝑠𝐶 +
1
𝑍
)
−𝑀(𝐷)
−𝑠𝐿𝑒
1
−𝑗(𝑠)
𝑀(𝐷)𝑒(𝑠)
0
0
0
−1
0
𝑀(𝐷)
0
] 
(2.3)  
𝑋𝑜𝑢𝑡 = [
𝑖?̂?
𝑣
𝑖̂𝐿
]    𝑋𝑖𝑛 = [
?̂?
𝑖̂𝑙𝑜𝑎𝑑
𝑣𝑔
] 
 
 
(2.4)  
The matrix of coefficients 𝐴 given in (2.3) can be transformed into the reduced row 
echelon form using Gauss-Jordan elimination which results in the matrix in (2.5). This 
process is automated using the Symbolic Math Toolbox available in Matlab. 
𝐴𝑟 = [
1
0
0
0
1
0
0
0
1
−𝐺𝑖𝑔𝑑
−𝐺𝑣𝑑
−𝐺𝑖𝐿𝑑
−𝐺𝑖𝑔𝑖
𝑍𝑜𝑢𝑡
−𝐺𝑖𝐿𝑖
−𝑌𝑖𝑛
−𝐺𝑣𝑔
−𝐺𝑖𝐿𝑔
] (2.5)  
Equation (2.4) becomes (2.6), which can be transformed into (2.7), where the 
components of matrix 𝐺 represent all the input-to-output transfer functions of the 
standalone converter under study. Components of matrix 𝐺 are given in Table 2. 2. 
Source 
Converter 
𝑖?̂? 
?̂? 
𝑖̂𝐿 
𝑖̂𝑙𝑜𝑎𝑑  
?̂?𝑔 
?̂? 
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[
1
0
0
0
1
0
0
0
1
−𝐺𝑖𝑔𝑑
−𝐺𝑣𝑑
−𝐺𝑖𝐿𝑑
−𝐺𝑖𝑔𝑖
𝑍𝑜𝑢𝑡
−𝐺𝑖𝐿𝑖
−𝑌𝑖𝑛
−𝐺𝑣𝑔
−𝐺𝑖𝐿𝑔
] [
𝑋𝑜𝑢𝑡
𝑋𝑖𝑛𝑝𝑢𝑡
] = 0 (2.6)  
[ 
𝐺𝑖𝑔𝑑
𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
𝐺𝑖𝑔𝑖
−𝑍𝑜𝑢𝑡
𝐺𝑖𝐿𝑖
𝑌𝑖𝑛
𝐺𝑣𝑔
𝐺𝑖𝐿𝑔
 ] [
?̂?
𝑖̂𝑙𝑜𝑎𝑑
𝑣𝑔
] = [
𝑖?̂?
𝑣
𝑖̂𝐿
] 
[𝐺] [
?̂?
𝑖̂𝑙𝑜𝑎𝑑
𝑣𝑔
] = [
𝑖?̂?
𝑣
𝑖̂𝐿
] 
(2.7)  
Table 2. 2. Transfer functions of the canonical model 
Component Expression 
𝐺𝑖𝑔𝑑 
𝑗(𝑠) + 𝑒(𝑠)
𝑀(𝐷)2
𝑍
𝐶𝑍𝑠 + 1
𝐶𝐿𝑒𝑠2 +
𝐿𝑒
𝑍 𝑠 + 1
 
𝐺𝑣𝑑 
𝑒(𝑠)𝑀(𝐷)
1
𝐶𝐿𝑒𝑠2 +
𝐿𝑒
𝑍 𝑠 + 1
 
𝐺𝑖𝐿𝑑 𝑒(𝑠)𝑀(𝐷)
𝑍
𝐶𝑍𝑠 + 1
𝐶𝐿𝑒𝑠2 +
𝐿𝑒
𝑍 𝑠 + 1
 
𝐺𝑖𝑔𝑖 
𝑀(𝐷)
1
𝐶𝐿𝑒𝑠2 +
𝐿𝑒
𝑍 𝑠 + 1
 
𝑍𝑜𝑢𝑡 𝐿𝑒𝑠
𝐶𝐿𝑒𝑠2 +
𝐿𝑒
𝑍 𝑠 + 1
 
𝐺𝑖𝐿𝑖 1
𝐶𝐿𝑒𝑠2 +
𝐿𝑒
𝑍 𝑠 + 1
 
𝑌𝑖𝑛 𝑀(𝐷)2
𝑍
𝐶𝑍𝑠 + 1
𝐶𝐿𝑒𝑠
2 +
𝐿𝑒
𝑍 𝑠 + 1
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𝐺𝑣𝑔 
𝑀(𝐷)
1
𝐶𝐿𝑒𝑠2 +
𝐿𝑒
𝑍 𝑠 + 1
 
𝐺𝑖𝐿𝑔 𝑀(𝐷)
𝑍
𝐶𝑍𝑠 + 1
𝐶𝐿𝑒𝑠2 +
𝐿𝑒
𝑍 𝑠 + 1
 
 
Considering the case of two converters in cascaded operation as in Figure 2. 3, the 
transfer functions of this system will be derived to analyze the interaction between the two 
subsystems. In particular, it is of interest to derive an expression for the bus impedance. 
For this reason, an additional input in the form of a current injection in the DC bus 𝑖̂𝑖𝑛𝑗 is 
considered such that the current injection-to-bus voltage transfer function gives the DC bus 
impedance. 
The block diagram of the cascaded system is shown in Figure 2. 4. In this case, the 
output current of the first converter 𝑖̂𝑏𝑢𝑠 and the input voltage of the second converter 𝑣𝑏𝑢𝑠 
which correspond to the bus variables are not independent as in the previous case in which 
a single converter was analyzed. The cascaded system is represented in matrix form in 
(2.8). 𝐶 given in (2.9) is reduced to (2.11) using again Gauss-Jordan elimination to obtain 
the input-to-output transfer functions matrix (2.12), corresponding to the entire system. 
 
 
Figure 2. 3. Two-converter system small-signal diagram 
Source Load 
+ 
𝑣𝑏𝑢𝑠 
- 
+ 
𝑣𝑔 
- 
+ 
𝑣𝑜𝑢𝑡 
- 
𝑖?̂? 
𝑖̂𝑖𝑛𝑗 
𝑖̂𝑏𝑢𝑠 𝑖̂𝑏𝑢𝑠′ 𝑖̂𝑙𝑜𝑎𝑑 
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Figure 2. 4. Two-converter system small-signal diagram 
[𝐶] [
𝑋𝑜𝑢𝑡−𝑐𝑎𝑠𝑐
𝑋𝑖𝑛−𝑐𝑎𝑠𝑐
] = 0 
(2.8)  
𝐶
=
[
 
 
 
 
 
 
 1
0
0
0
0
0
0
0
1
0
−𝑌𝑖𝑛2
−𝐺𝑣𝑔2
−𝐺𝑖𝐿𝑔2
0
0
0
1
0
0
0
0
0
0
0
1
0
0
−1
0
0
0
0
1
0
0
0
0
0
0
0
1
0
−𝐺𝑖𝑔𝑖1
𝑍𝑜𝑢𝑡1
−𝐺𝑖𝐿𝑖1
0
0
0
1
−𝐺𝑖𝑔𝑑1
−𝐺𝑣𝑑1
−𝐺𝑖𝐿𝑑1
0
0
0
0
−𝑌𝑖𝑛1
−𝐺𝑣𝑔1
−𝐺𝑖𝐿𝑔1
0
0
0
0
0
0
0
−𝐺𝑖𝑔𝑑2
−𝐺𝑣𝑑2
−𝐺𝑖𝐿𝑑2
0
0
0
0
−𝐺𝑖𝑔𝑖2
𝑍𝑜𝑢𝑡2
−𝐺𝑖𝐿𝑖2
0
0
0
0
0
0
0
1]
 
 
 
 
 
 
 
 
(2.9)  
𝑋𝑜𝑢𝑡−𝑐𝑎𝑠𝑐 =
[
 
 
 
 
 
 
 
𝑖?̂?
𝑣𝑏𝑢𝑠
𝑖̂𝐿1
𝑖̂𝑏𝑢𝑠′
𝑣
𝑖̂𝐿2
𝑖̂𝑏𝑢𝑠 ]
 
 
 
 
 
 
 
    𝑋𝑖𝑛−𝑐𝑎𝑠𝑐 =
[
 
 
 
 
 
?̂?1
𝑣𝑔
?̂?2
𝑖̂𝑙𝑜𝑎𝑑
𝑖̂𝑖𝑛𝑗 ]
 
 
 
 
 
 (2.10)  
𝑖?̂? 
?̂?𝑏𝑢𝑠 
𝑖̂𝐿1 
𝑖̂𝑏𝑢𝑠 
?̂?𝑔 
?̂?1 
[𝐺1] 
?̂?2 
𝑖̂𝑏𝑢𝑠′ 
?̂? 
𝑖̂𝐿2 
𝑖̂𝑙𝑜𝑎𝑑  
?̂?𝑏𝑢𝑠 [𝐺2] 
+ 
- 𝑖̂𝑖𝑛𝑗  
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𝐶𝑟 =
[
 
 
 
 
 
 1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
−𝐺11
−𝐺21
−𝐺31
−𝐺41
−𝐺51
−𝐺61
−𝐺71
−𝐺12
−𝐺22
−𝐺32
−𝐺42
−𝐺52
−𝐺62
−𝐺72
−𝐺13
−𝐺23
−𝐺33
−𝐺43
−𝐺53
−𝐺63
−𝐺73
−𝐺14
−𝐺24
−𝐺34
−𝐺44
−𝐺54
−𝐺64
−𝐺74
−𝐺15
−𝐺25
−𝐺35
−𝐺45
−𝐺55
−𝐺65
−𝐺75]
 
 
 
 
 
 
 (2.11)  
[
 
 
 
 
 
 
𝐺11
𝐺21
𝐺31
𝐺41
𝐺51
𝐺61
𝐺71
   
𝐺12
𝐺22
𝐺32
𝐺42
𝐺52
𝐺62
𝐺72
   
𝐺13
𝐺23
𝐺33
𝐺43
𝐺53
𝐺63
𝐺73
   
𝐺14
𝐺24
𝐺34
𝐺44
𝐺54
𝐺64
𝐺74
   
𝐺15
𝐺25
𝐺35
𝐺45
𝐺55
𝐺65
𝐺75]
 
 
 
 
 
 
[
 
 
 
 
 
?̂?1
𝑣𝑔
?̂?2
𝑖̂𝑙𝑜𝑎𝑑
𝑖̂𝑖𝑛𝑗 ]
 
 
 
 
 
=
[
 
 
 
 
 
 
 
𝑖?̂?
𝑣𝑏𝑢𝑠
𝑖̂𝐿1
𝑖̂𝑏𝑢𝑠′
𝑣
𝑖̂𝐿2
𝑖̂𝑏𝑢𝑠 ]
 
 
 
 
 
 
 
 (2.12)  
The transfer functions affecting the bus voltage are derived from (2.12) and shown 
in (2.13) as function of the standalone transfer functions of the individual converters. It is 
verified that if each converter is designed to be standalone stable, stability of the DC bus 
depends on the minor loop gain  𝑇𝑀𝐿𝐺 = 𝑌𝑖𝑛2𝑍𝑜𝑢𝑡1 as expected. 
𝑣𝑏𝑢𝑠 =
[
 
 
 𝐺𝑣𝑑1
𝑍𝑜𝑢𝑡1
𝑍𝑖𝑛2
+ 1
   
𝐺𝑣𝑔1
𝑍𝑜𝑢𝑡1
𝑍𝑖𝑛2
+ 1
   −
𝐺𝑖𝑔𝑑2
𝑍𝑜𝑢𝑡1
𝑍𝑜𝑢𝑡1
𝑍𝑖𝑛2
+ 1
   −
𝐺𝑖𝑔𝑖2
𝑍𝑜𝑢𝑡1
𝑍𝑜𝑢𝑡1
𝑍𝑖𝑛2
+ 1
   
𝑍𝑜𝑢𝑡1
𝑍𝑜𝑢𝑡1
𝑍𝑖𝑛2
+ 1
]
 
 
 
[
 
 
 
 
 
?̂?1
𝑣𝑔
?̂?2
𝑖̂𝑙𝑜𝑎𝑑
𝑖?̂?𝑛𝑗 ]
 
 
 
 
 
 (2.13)  
Additionally, if the bus impedance (current injection – to – bus voltage transfer 
function) given in (2.14) has all its poles in the left half plane, the Nyquist contour of the 
minor loop gain does not encircle the (-1,0) point and stability of the system is guaranteed, 
given the assumption that the aggregated impedances 𝑍𝑜𝑢𝑡1 and 𝑌𝑖𝑛2 do not have any right 
half plane poles. Moreover, if the dominant poles of 𝑍𝑏𝑢𝑠 are placed such that certain 
dynamic specifications are met, then the system DC bus will exhibit appropriate transient 
response to perturbations. This result will be used for designing an appropriate stabilizing 
controller in the following chapters. 
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𝑍𝑏𝑢𝑠(𝑠) =
𝑣𝑏𝑢𝑠
𝑖̂𝑖𝑛𝑗
| ?̂?1=0
?̂?𝑔=0
?̂?2=0
𝑖?̂?𝑜𝑎𝑑=0
=
𝑍𝑜𝑢𝑡1
𝑌𝑖𝑛2𝑍𝑜𝑢𝑡1 + 1
 
(2.14)  
2.2. REDUCED ORDER MODEL FOR MULTI-CONVERTER SYSTEMS STABILITY ANALYSIS 
Importance of the DC bus impedance in stability and dynamic performance 
evaluation of a multi-converter system was shown in the previous section. Here, a reduced 
order model for the bus impedance is presented. This analysis allows to estimate the bus 
impedance based on parameters of the system that are known or are measurable. Previous 
works have presented a methodology to analyze system stability for a low-voltage DC 
microgrid using a reduced order model [31]. However, the control parameters of the power 
converters were not included in the model and interaction between the feedback loops was 
not analyzed.  
In the following analysis, first, the closed loop output and input impedances of a 
converter are determined. This result is then used to obtain a model of the bus impedance.  
A small-signal block diagram representation of a switching converter with multi-loop 
feedback control is given in Figure 2. 5, the open loop transfer functions were determined 
in the previous section based on the canonical model such that the results obtained will 
valid for different topologies.  
In Figure 2. 5, an inner loop controls the inductor current and an outer loop regulates 
the output voltage. The outer loop must be ten or more times slower than the inner loop in 
order to decouple the dynamics of the two loops. By satisfying this condition, the reference 
value of the inner loop, which is the output of the outer controller can be considered 
approximately equal to the output of the inner loop, meaning that the inner loop closed-
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loop gain is unity. This is the main assumption that is considered in the development of the 
proposed reduced order model and is summarized in (2.15)-(2.16). 
𝑇𝑖
1 + 𝑇𝑖
≈ 1 (2.15)  
1
1 + 𝑇𝑖
≈
1
𝑇𝑖
 
(2.16)  
 The block diagram in Figure 2. 5 can be transformed into Figure 2. 6 which gives 
the relations between the control variable 𝑖̂𝑟𝑒𝑓 of the inner loop to the outputs of the system. 
All the current mode closed loop transfer functions are given in (2.17)-(2.26), where the 
current loop approximations (2.15) and (2.16) are applied to obtain a reduced order model.
𝐺𝑖𝑔𝑐𝐶𝑀−𝑅𝑂 =
𝐺𝑖𝑔𝑑
𝐺𝑖𝐿𝑑
𝑇𝑖
1 + 𝑇𝑖
=
𝐺𝑖𝑔𝑑
𝐺𝑖𝐿𝑑
 (2.17)  
𝐺𝑖𝑔𝑖𝐶𝑀−𝑅𝑂 = 𝐺𝑖𝑔𝑖 −
𝐺𝑖𝑔𝑑𝐺𝑖𝐿𝑖
𝐺𝑖𝑙𝑑
𝑇𝑖
1 + 𝑇𝑖
= 𝐺𝑖𝑔𝑖 −
𝐺𝑖𝑔𝑑𝐺𝑖𝐿𝑖
𝐺𝑖𝑙𝑑
 
(2.18)  
𝑌𝑖𝑛𝐶𝑀−𝑅𝑂 = 𝑌𝑖𝑛 −
𝐺𝑖𝑔𝑑𝐺𝑖𝐿𝑔
𝐺𝑖𝐿𝑑
𝑇𝑖
1 + 𝑇𝑖
= 𝑌𝑖𝑛 −
𝐺𝑖𝑔𝑑𝐺𝑖𝐿𝑔
𝐺𝑖𝐿𝑑
 
(2.19)  
𝐺𝑖𝐿𝑐𝐶𝑀−𝑅𝑂 =
𝑇𝑖
1 + 𝑇𝑖
= 1 
(2.20)  
𝐺𝑖𝐿𝑖𝐶𝑀−𝑅𝑂 =
𝐺𝑖𝐿𝑖
1 + 𝑇𝑖
=
𝐺𝑖𝐿𝑖
𝑇𝑖
 
(2.21)  
𝐺𝑖𝐿𝑔𝐶𝑀−𝑅𝑂
=
𝐺𝑖𝐿𝑔
1 + 𝑇𝑖
=
𝐺𝑖𝐿𝑔
𝑇𝑖
 
(2.22)  
𝐺𝑣𝑐𝐶𝑀−𝑅𝑂 =
𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
𝑇𝑖
1 + 𝑇𝑖
=
𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
 
(2.23)  
𝑍𝑜𝑢𝑡𝐶𝑀−𝑅𝑂 = 𝑍𝑜𝑢𝑡 +
𝐺𝑖𝐿𝑖𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
𝑇𝑖
1 + 𝑇𝑖
= 𝑍𝑜𝑢𝑡 +
𝐺𝑖𝐿𝑖𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
 
(2.24)  
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𝐺𝑣𝑔𝐶𝑀−𝑅𝑂
= 𝐺𝑣𝑔 −
𝐺𝑖𝐿𝑔𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
𝑇𝑖
1 + 𝑇𝑖
= 𝐺𝑣𝑔 −
𝐺𝑖𝐿𝑔𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
 
(2.25)  
𝑇𝑖 = 𝐺𝐶𝐼𝐺𝑖𝐿𝑑 (2.26)  
 
 
Figure 2. 5. Small-signal block diagram representation of a power converter with inner 
current loop and outer voltage loop 
?̂? 
− 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
𝑖?̂? 
𝑖?̂? 𝑖?̂?𝑜𝑎𝑑 
?̂?𝑔 
?̂? 
𝐺𝑖𝑔𝑖  
𝑌𝑖𝑛 
𝐺𝑖𝑔𝑑 
𝐺𝑖𝐿𝑖 
𝐺𝑖𝐿𝑔 
𝐺𝑖𝐿𝑑 
-𝑍𝑜𝑢𝑡 
𝐺𝑣𝑔 
𝐺𝑣𝑑 
+ 
𝑖?̂?𝑒𝑓 
− 
− ?̂?𝑟𝑒𝑓 
+ 𝐺𝐶𝐼 𝐺𝐶𝑉 
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Figure 2. 6. Reduced small-signal block diagram representation of a power converter 
A comparison between the actual expressions and the approximations made in 
(2.15) and (2.16) is shown in Figure 2. 7 for the case of a buck converter with switching 
frequency 20 kHz and cutoff frequency of the output LC filter 410 Hz. The crossover 
frequency for the current loop was chosen to be 2 kHz and, from Figure 2. 7, the simple 
approximation used here is valid within the controller bandwidth.  
?̂? 
− 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
𝑖?̂? 
𝑖?̂? 𝑖?̂?𝑜𝑎𝑑 
?̂?𝑔 
𝐺𝑖𝑔𝑖𝐶𝑀−𝑅𝑂
 
𝑌𝑖𝑛𝐶𝑀−𝑅𝑂  
𝐺𝑖𝑔𝑐𝐶𝑀−𝑅𝑂
 
𝐺𝑖𝐿𝑖𝐶𝑀−𝑅𝑂  
𝐺𝑖𝐿𝑔𝐶𝑀−𝑅𝑂  
𝐺𝑖𝐿𝑐𝐶𝑀−𝑅𝑂  
-𝑍𝑜𝑢𝑡𝐶𝑀−𝑅𝑂 
𝐺𝑣𝑔𝐶𝑀−𝑅𝑂
 
𝐺𝑣𝑐𝐶𝑀−𝑅𝑂 
𝑖?̂?𝑒𝑓 
− 
?̂?𝑟𝑒𝑓 + 
𝐺𝐶𝑉 
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If the current loop has a lower bandwidth closer to the output filter cutoff frequency, 
then (2.15) and (2.16) are not valid as shown in Figure 2. 8. However, this case corresponds 
to a poor design of the controller and will not be considered here. 
 
  
 
Figure 2. 7. Current loop gain for a buck converter with crossover frequency 2 kHz 
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Figure 2. 8. Current loop gain for a buck converter with crossover frequency 500 Hz 
 To complete the analysis, the outer voltage loop is included and the closed loop 
transfer functions become (2.36-2.45). These transfer functions will be used in the 
following sections to analyze the output and input impedances of switching power 
converters. 
𝐺𝑖𝑔𝑐𝑉𝑀−𝑅𝑂 =
𝐺𝑖𝑔𝑑
𝐺𝑣𝑑
𝑇𝑣−𝑅𝑂
1 + 𝑇𝑣−𝑅𝑂
 (2.27)  
𝐺𝑖𝑔𝑖𝑉𝑀−𝑅𝑂 = 𝐺𝑖𝑔𝑖 +
𝐺𝑖𝑔𝑑𝑍𝑜𝑢𝑡
𝐺𝑣𝑑
𝑇𝑣−𝑅𝑂
1 + 𝑇𝑣−𝑅𝑂
−
𝐺𝑖𝑔𝑑𝐺𝑖𝐿𝑖
𝐺𝑖𝐿𝑑
1
1 + 𝑇𝑣−𝑅𝑂
 
(2.28)  
𝑌𝑖𝑛𝑉𝑀−𝑅𝑂 = 𝑌𝑖𝑛 −
𝐺𝑖𝑔𝑑𝐺𝑣𝑔
𝐺𝑣𝑑
𝑇𝑣−𝑅𝑂
1 + 𝑇𝑣−𝑅𝑂
−
𝐺𝑖𝑔𝑑𝐺𝑖𝐿𝑔
𝐺𝑖𝐿𝑑
1
1 + 𝑇𝑣−𝑅𝑂
 
(2.29)  
28 
 
𝐺𝑖𝐿𝑐𝑉𝑀−𝑅𝑂 =
𝐺𝑖𝐿𝑑
𝐺𝑣𝑑
𝑇𝑣−𝑅𝑂
1 + 𝑇𝑣−𝑅𝑂
 
(2.30)  
𝐺𝑖𝐿𝑖𝑉𝑀−𝑅𝑂 =
𝐺𝑖𝐿𝑖
𝑇𝑖
+ (𝐺𝑖𝐿𝑖 +
𝐺𝑖𝐿𝑑𝑍𝑜𝑢𝑡
𝐺𝑣𝑑
)
𝑇𝑣−𝑅𝑂
1 + 𝑇𝑣−𝑅𝑂
 
(2.31)  
𝐺𝑖𝐿𝑔𝑉𝑀−𝑅𝑂
=
𝐺𝑖𝐿𝑔
𝑇𝑖
+ (𝐺𝑖𝐿𝑔 −
𝐺𝑖𝐿𝑑𝐺𝑣𝑔
𝐺𝑣𝑑
)
𝑇𝑣−𝑅𝑂
1 + 𝑇𝑣−𝑅𝑂
 
(2.32)  
𝐺𝑣𝑐𝑉𝑀−𝑅𝑂 =
𝑇𝑣−𝑅𝑂
1 + 𝑇𝑣−𝑅𝑂
 
(2.33)  
𝑍𝑜𝑢𝑡𝑉𝑀−𝑅𝑂 = (𝑍𝑜𝑢𝑡 +
𝐺𝑖𝐿𝑖𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
)
1
1 + 𝑇𝑣−𝑅𝑂
 
(2.34)  
𝐺𝑣𝑔𝑉𝑀−𝑅𝑂
= (𝐺𝑣𝑔 −
𝐺𝑖𝐿𝑔𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
)
1
1 + 𝑇𝑣−𝑅𝑂
 
(2.35)  
𝑇𝑣−𝑅𝑂 = 𝐺𝐶𝑉
𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
 
(2.36)  
2.2.1. SOURCE CONVERTER OUTPUT IMPEDANCE ANALYSIS 
Source converters are considered to be those that regulate the bus voltage in a DC 
power distribution system. Consequently they behave like voltage sources in series with 
their output impedance. In addition to the feedback loops for output regulation depicted in 
Figure 2. 5 and Figure 2. 6, a load sharing scheme must be implemented for the case of 
parallel source converters. This is done with the objective to control how the load is 
distributed among all sources.  
Load sharing schemes can be classified in centralized control and decentralized 
control. Decentralized control offers significant advantages since no communication 
among sources is needed and it offers higher reliability at a lower cost [32].  
Droop control is a very common approach used for load sharing and is the method 
considered here for analysis. The load current is measured and used to set the reference for 
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the voltage control loop. In topologies where the load current and inductor current share 
the same dc component, a separate load current sensor can be eliminated by using the 
inductor current for the droop loop [33]. Incorporation of droop control using the inductor 
current is depicted in Figure 2. 9. 
 
Figure 2. 9. Reduced order small-signal block diagram representation of a power 
converter with droop control for load sharing 
The choice of droop resistance 𝑅𝑑 depends on the maximum allowed voltage droop 
from no load condition to full load and is a trade-off between output voltage regulation and 
?̂? 
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+ 
+ 
+ 
+ 
+ + 
+ 
+ 
+ 
+ 
+ 
𝑖?̂? 
𝑖?̂? 
− 
+ 
𝑖?̂?𝑜𝑎𝑑 
?̂?𝑔 
𝐺𝑖𝑔𝑖𝐶𝑀−𝑅𝑂
 
𝑌𝑖𝑛𝐶𝑀−𝑅𝑂  
𝐺𝑖𝑔𝑑𝐶𝑀−𝑅𝑂  
𝐺𝑖𝐿𝑖𝐶𝑀−𝑅𝑂  
𝐺𝑖𝐿𝑔𝐶𝑀−𝑅𝑂  
𝐺𝑖𝐿𝑑𝐶𝑀−𝑅𝑂  
-𝑍𝑜𝑢𝑡𝐶𝑀−𝑅𝑂 
𝐺𝑣𝑔𝐶𝑀−𝑅𝑂
 
𝐺𝑣𝑑𝐶𝑀−𝑅𝑂 
𝑖?̂?𝑒𝑓 
− 
?̂?𝑟𝑒𝑓 
?̂?𝑛𝑜𝑚 
+ 
𝐺𝐶𝑉 
𝑅𝑑 
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noise sensitivity. This is represented in Figure 2. 10, in which 𝑅𝑑 is the slope of the output 
voltage vs. output current characteristic. 
 
Figure 2. 10. Output voltage vs. output current characteristics under droop control 
 From the simplified expressions found in the previous section, the reduced order 
source output impedance under current mode control (2.37) becomes (2.38) when 
substituting the expressions for the open loop transfer functions given in Table 2. 2. 
𝑍𝑜𝑢𝑡𝐶𝑀−𝑅𝑂 = 𝑍𝑜𝑢𝑡 +
𝐺𝑖𝐿𝑖𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
 (2.37)  
𝑍𝑜𝑢𝑡𝐶𝑀−𝑅𝑂 =
1
𝑠𝐶 +
1
𝑍
 (2.38)  
A comparison between the analytical model and the reduced order model for a buck 
converter is given in Figure 2. 11. For this example, the buck converter operates at a 
switching frequency of 20 kHz and the bandwidth of the current controller was designed 
to be 10 times slower than the switching frequency (2 kHz). A good matching between the 
complete analytical model and the proposed reduced order model is obtained. 
𝑅𝑑 𝑉𝑛𝑜𝑚 
𝑣 
𝑖𝑜 𝐼𝑜−𝐹𝐿 
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Figure 2. 11. Output impedance comparison for a buck converter under current control 
 When considering the outer voltage loop, the reduced order model for the closed 
loop output impedance (2.39) becomes (2.40). 
 
𝑍𝑜𝑢𝑡𝑉𝑀−𝑅𝑂 = (𝑍𝑜𝑢𝑡 +
𝐺𝑖𝐿𝑖𝐺𝑣𝑑
𝐺𝑖𝐿𝑑
)
1
1 + 𝑇𝑣−𝑅𝑂
 (2.39)  
𝑍𝑜𝑢𝑡𝑉𝑀−𝑅𝑂 =
1
𝑠𝐶 +
1
𝑍 + 𝐺𝐶𝑉
 (2.40)  
For a PI controller, the closed loop reduced order model of the output impedance is 
given in (2. 41), which can be represented as the circuit model shown in Figure 2. 12. A 
comparison between the analytical model and the reduced order model for the case of a 
buck converter is given in Figure 2. 13. The switching frequency was set to 20 kHz, current 
control bandwidth to 2 kHz and voltage control bandwidth to 200 Hz. 
𝑍𝑜𝑢𝑡𝑉𝑀−𝑅𝑂 =
1
𝑠𝐶 +
1
𝑍 + 𝐾𝑃 +
𝐾𝐼
𝑠
 (2.41)  
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Figure 2. 12. Circuit model representation of the output impedance for a converter with 
inner current loop and outer voltage loop 
 
Figure 2. 13. Output impedance comparison for a buck converter with inner current loop 
and outer voltage loop control 
 When droop control is included to set the reference value for the voltage loop, the 
expression for the reduced order closed loop output impedance (2.41) becomes (2.42), 
which results in the circuit representation of Figure 2. 14. This circuit diagram can be used 
to represent all the source converters connected to a DC bus in a power distribution system 
and will be used in the following sections to construct the bus impedance for system 
stability and dynamic performance evaluation. A comparison between the analytical model 
and the reduced order model for the case of a buck converter is given in Figure 2. 15. It 
can be noticed that at low frequencies, the output impedance of the converter is determined 
by the droop resistance. 
1
𝐾𝐼
 𝐶 𝑍 𝒁𝒐𝒖𝒕𝑽𝑴−𝑹𝑶 
1
𝐾𝑃
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𝑍𝑜𝑢𝑡𝑉𝑀−𝐷−𝑅𝑂 =
1
𝑠𝐶 +
1
𝑍 +
1
𝑅𝑑 +
1
𝐾𝑃 +
𝐾𝐼
𝑠
 
(2.42)  
 
 
Figure 2. 14. Circuit model representation of the output impedance for a converter with 
inner current loop, outer voltage loop and droop control 
 
Figure 2. 15. Output impedance comparison for a buck converter with inner current loop, 
outer voltage loop and droop control 
2.2.2. LOAD CONVERTER INPUT IMPEDANCE ANALYSIS 
A reduced order model for the input impedance of switching converters represented 
by the canonical model is found here following the approximation for the current control 
1
𝐾𝐼
 
𝐶 𝑍 𝒁𝒐𝒖𝒕𝑽𝑴−𝑫−𝑹𝑶 
1
𝐾𝑃
 
𝑅𝑑 
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loop presented in Section 2.2. Under current control, the closed loop input impedance is 
given in (2.43). 
Substituting the expressions for the open loop transfer functions of a converter 
represented by the canonical model, the current mode closed loop input impedance 
becomes (2.44), where 𝑗(𝑠) and 𝑒(𝑠) as well as the input impedance for a buck, boost and 
buck-boost converter are given in Table 2. 3. 
𝑌𝑖𝑛𝐶𝑀−𝑅𝑂 = 𝑌𝑖𝑛 −
𝐺𝑖𝑔𝑑𝐺𝑖𝐿𝑔
𝐺𝑖𝐿𝑑
 
(2.43)  
𝑌𝑖𝑛𝐶𝑀−𝑅𝑂 = −
𝑗(𝑠)
𝑒(𝑠)
 
(2.44)  
 
Table 2. 3. Input Impedance for a buck, boost and buck-boost converter under current 
control 
Converter 𝒆(𝒔) 𝒋(𝒔) 𝒁𝒊𝒏𝑪𝑴−𝑹𝑶 
Buck 𝑉/𝐷2 𝑉/𝑍 −𝑍/𝐷2 
Boost 
𝑉 (1 −
𝑠𝐿
𝐷′2𝑍
) 
𝑉
𝐷′2𝑍
 −𝑍𝐷′2 (1 −
𝑠𝐿
𝐷′2𝑍
) 
Buck-Boost 
−
𝑉
𝐷2
(1 −
𝑠𝐿
𝐷′2𝑍
) −
𝑉
𝐷′2𝑍
 −𝑍
𝐷′2
𝐷2
(1 −
𝑠𝐿
𝐷′2𝑍
) 
 
Considering the case of a buck converter, the Bode plot of Figure 2. 16 compares 
the input impedance found with the complete analytical model with the one found with the 
reduced order model from equation (2.54). The negative resistance characteristic is 
captured at low frequencies. However, the phase of the impedance starts to deviate from 
180° at least a decade before the bandwidth of the current controller which is 2 kHz in this 
example. This situation makes the reduced order model to be less accurate in determining 
the closed loop input impedance. Additionally the high frequency asymptote is not 
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captured. This high frequency asymptote is determined by the inductor in the converter, 
which for a buck converter is located on the output side and when making the current loop 
approximation the inductor is not reflected on the input side. From Table 2. 3, this is not 
the case for a boost and a buck-boost converter since the inductor is included in the input 
impedance expression, so a more accurate estimate will be obtained. 
 
Figure 2. 16. Input impedance comparison for a buck converter with inner current loop 
 When including the voltage loop, the expression for the closed loop input 
admittance does not change as shown in equations (2.45-2.46). Equation (2.45) represents 
the reduced order model of the closed loop input impedance that was previously determined 
in Section 2.2. The expression (2.46) is obtained when substituting the open loop transfer 
functions of the canonical model depicted in Table 2. 2.  
𝑌𝑖𝑛𝑉𝑀−𝑅𝑂 = 𝑌𝑖𝑛 −
𝐺𝑖𝑔𝑑𝐺𝑣𝑔
𝐺𝑣𝑑
𝑇𝑣−𝑅𝑂
1 + 𝑇𝑣−𝑅𝑂
−
𝐺𝑖𝑔𝑑𝐺𝑖𝐿𝑔
𝐺𝑖𝐿𝑑
1
1 + 𝑇𝑣−𝑅𝑂
 (2.45)  
𝑌𝑖𝑛𝑉𝑀−𝑅𝑂 = −
𝑗(𝑠)
𝑒(𝑠)
 (2.46)  
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A comparison between the complete analytical model and the reduced order model 
for the closed loop input impedance of a buck converter under current control and voltage 
control is given in the Bode plot in Figure 2. 17. The expression found for the input 
impedance (2.46) predicts the constant power load behavior within the controller 
bandwidth as expected. In this case, the input side of the converter behaves like a negative 
resistance and is the cause for potential stability issues as discussed in Chapter 1. 
Since the final goal is to determine the overall bus impedance and to analyze system 
stability, representing load side converters as constant power loads at their input ports 
represents a more critical case from the stability point of view since the phase of the input 
impedance is kept at 180° and more interaction with the source side will appear.  
More detailed representations of the load subsystem are presented in [34][35], but 
for the purpose of this work, this is considered a good approximation and the effect in the 
DC bus stability analysis will be discussed in the presented examples. 
 
Figure 2. 17. Input impedance comparison for a buck converter with inner current loop 
and outer voltage loop 
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2.2.3. BUS IMPEDANCE ANALYSIS 
The bus impedance of single bus DC power distribution system in Figure 2. 18 is 
determined in this section using the circuit representations found for the closed loop output 
and input impedances of a switching power converter. This is shown in Figure 2. 19 for the 
case of 𝑚 source converters and 𝑛 load converters. 
The bus impedance is determined as the parallel combination of all the impedances 
as seen from the DC bus as in (2.47), and can be used to assess the stability and dynamic 
performance of the DC bus by finding the dominant poles. Additionally, expressions for 
the bus impedance dominant poles are obtained which gives an indication of which 
parameters of the system have a higher impact on the dynamic performance.  
𝑍𝑏𝑢𝑠 = (
1
𝑍𝑜𝑢𝑡1
+⋯+
1
𝑍𝑜𝑢𝑡𝑚
+
1
𝑍𝑖𝑛1
+⋯+
1
𝑍𝑖𝑛𝑛
)
−1
 
(2.47)  
 
 
Figure 2. 18. Single bus DC power distribution system with 𝑛 source converters and 𝑚 
load converters 
𝑍𝑜𝑢𝑡1 
𝑍𝑜𝑢𝑡𝑚 
𝑍𝑖𝑛1 
𝑍𝑖𝑛𝑛 
Source 
Converter  
1 
Load 
Converter  
1 
Load 
Converter 
𝑚 
Source 
Converter  
𝑛 
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Figure 2. 19. Circuit representation of the DC bus impedance for a single bus DC power 
distribution system 
2.2.4. EXAMPLE OF MULTI-CONVERTER SYSTEM MODELLING AND ANALYSIS 
The system depicted in Figure 2. 20 is considered as an example to obtain a model 
of the bus impedance for stability and dynamic performance evaluation. All the converters 
have a switching frequency of 20 kHz and operate under feedback control for output 
regulation. The inner current loop and outer voltage loop are designed according to the 
parameters in Table 2. 4 and the system operating point is configured according to Table 
2. 5. Each converter and its control are designed for the standalone case for which they are 
considered to be terminated with a resistive load. 
1
𝐾𝐼1
 
𝐶1 𝑍1 
𝒁𝒐𝒖𝒕𝟏 
1
𝐾𝑃1
 
𝑅𝑑1 
1
𝐾𝐼𝑚
 
𝐶𝑚 𝑍𝑚 
𝒁𝒐𝒖𝒕𝒎 
1
𝐾𝑃𝑚
 
𝑅𝑑𝑚 
−
𝑒(𝑠)
𝑗(𝑠)
|
1
 
𝒁𝒊𝒏𝟏 
−
𝑒(𝑠)
𝑗(𝑠)
|
𝑛
 
𝒁𝒊𝒏𝒏 
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Figure 2. 20. Single bus DC system under study 
Table 2. 4. Converter and Control Parameters 
Parameter BKS1 BKS2 BKL VSI 
𝐿𝑓𝑖𝑙𝑡 3𝑚𝐻 1𝑚𝐻 1𝑚𝐻 1𝑚𝐻 
𝐶𝑓𝑖𝑙𝑡 50𝜇𝐹 90𝜇𝐹 90𝜇𝐹 90𝜇𝐹 
𝑅𝑙𝑜𝑎𝑑 - - 25Ω 5Ω 
Droop resistance (𝑅𝑑) 0.75Ω 0.25Ω - - 
Inner current loop PI control     
Crossover frequency (𝑓𝑐𝐶𝑀) 2𝑘𝐻𝑧 2𝑘𝐻𝑧 2𝑘𝐻𝑧 2𝑘𝐻𝑧 
Phase margin (∅𝐶𝑀) 60° 60° 60° 60° 
𝐾𝑃𝐶𝑀 0.1885 0.0419 0.1008 0.0751 
𝐾𝐼𝑉𝑀 1184.4 263.2 742.9 356.1 
Outer voltage loop PI control     
Crossover frequency (𝑓𝑐𝑉𝑀) 200𝐻𝑧 200𝐻𝑧 200𝐻𝑧 200𝐻𝑧 
Phase margin (∅𝑉𝑀) 60° 60° 60° 60° 
𝐾𝑃𝑉𝑀 0.0332 0.0839 0.0603 0.0549 
𝐾𝐼𝑉𝑀 95.7251 135.1209 189.3 135.4 
 
Table 2. 5. System Parameters 
Parameter Value 
Input voltage (𝑉𝑖𝑛−1) 200𝑉 
Input voltage (𝑉𝑖𝑛−2) 300𝑉 
Bus voltage (𝑉𝑏𝑢𝑠) 100𝑉 
Output voltage 1 (𝑉01) 44.72𝑉 
Buck Source 
Converter 
(BKS1) 
Buck Load 
Converter 
(BKL) 
Load 
Voltage 
Source 
Inverter (VSI) 
Buck Source 
Converter 
(BKS2) 
+ 
𝑉𝑖𝑛−1 
- 
+ 
𝑉𝑜1 
- 
+ 
𝑉𝑖𝑛−2 
- 
- 𝑉𝑏𝑢𝑠 + 
𝑅𝑙𝑜𝑎𝑑1 
𝑅𝑙𝑜𝑎𝑑2 
+ 𝑉𝑜2 - 
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Peak 3∅ output voltage (𝑉𝑜2) 31.36𝑉 
Rated power 1 (𝑃𝑚𝑎𝑥−1) 200𝑊 
Rated power 2 (𝑃𝑚𝑎𝑥−2) 295𝑊 
Switching frequency (𝑓𝑠) 20𝑘𝐻 
 
The system is represented using the reduced order model derived in the previous 
section and is shown in Figure 2. 21. The individual impedances are compared to the ones 
obtained using the complete analytical model to verify the accuracy. Results are shown in 
Figure 2. 22 and Figure 2. 23.  
 
Figure 2. 21. Bus impedance circuit representation for the DC system under study 
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Figure 2. 22. Output impedances of the source converters 
 
Figure 2. 23. Input impedances of the load converters 
Good estimation of the individual impedances is obtained within their controller 
bandwidths. As expected, the input impedances of the load side converters deviate from 
the complete analytical model because the inductor is not reflected on the input side of the 
buck converter when making the instantaneous current loop approximation as discussed in 
Section 2.2.2. The VSI is modeled considering a decoupling technique presented in 
[28][36], which leads to a model equivalent to two independent buck converters so the 
same behavior is observed at high frequencies as for the buck converter. 
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 The obtained bus impedance is shown below in Figure 2. 24 along with the 
aggregated source and load impedance in Figure 2. 25. It can be seen that the discrepancy 
at high frequencies of the load input impedance has little effect on the overall bus 
impedance since this follows the source output impedance everywhere except around to 
the resonant peak where interaction between the source and load sides occur. At the 
resonant peak, representing the load side as a negative resistance gives a more critical case 
from the system stability point of view. In conclusion, the presented reduced order model 
can be used to analyze system stability and dynamic performance. 
 
Figure 2. 24. Bus impedance of the DC system under study 
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Figure 2. 25. Bus impedance and aggregated source and load impedances 
 The bus impedance is additionally measured in simulation using network analyzer 
techniques as shown in Figure 2. 26 [14]-[19]. This technique consists in using a Pseudo 
Random Binary Sequence (PRBS) as an approximation of white noise to perturb the DC 
bus in a wide frequency range, in this case the perturbation is introduced in the form of a 
current injection. The bus voltage is then measured and the bus impedance is obtained from 
(2.548) using Fast Fourier Transform (FFT) techniques. Results from the measurement are 
shown in Figure 2. 27 along with the bus impedance obtained from the reduced order 
model. 
𝑍𝑏𝑢𝑠(𝑗𝜔) =
𝐹𝐹𝑇(𝑉𝐵𝑈𝑆)
𝐹𝐹𝑇(𝐼𝑁𝐽)
 
(2.48)  
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Figure 2. 26. Simulation of a multi-converter system 
 
Figure 2. 27. Bus impedance measurement results from simulation 
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CHAPTER 3 
STABILITY ANALYSIS AND DYNAMIC PERFORMANCE IMPROVEMENT 
An estimation of the dominant poles of the bus impedance is derived here. This 
information will be used to design an appropriate damping impedance such that the system 
is stable and with a good dynamic performance. 
3.1. STABILITY ANALYSIS 
The reduced order model of the bus impedance developed in the previous section 
will be used for stability analysis here. 
In a system made of several switching power converters connected to the same DC 
bus, the bus impedance follows the source subsystem output impedance for frequencies 
much less than the resonant frequency 𝜔𝑟. This is expressed in equation (3.1). For 
frequencies around 𝜔𝑟 and larger, the bus impedance depends on both the source and load 
subsystems, particularly around 𝜔𝑟 where more interaction between the subsystems is 
expected.  
𝑍𝑏𝑢𝑠𝐿𝐹 = 𝑍𝑜𝑢𝑡𝑆                   𝜔 ≪ 𝜔𝑟  
𝑍𝑏𝑢𝑠𝐻𝐹 = 𝑍𝑜𝑢𝑡𝑆 // 𝑍𝑖𝑛𝐿   𝜔 ≥ 𝜔𝑟 
(3.1)  
 
Let us consider the case of a single DC bus being controlled by several paralleled 
source converters in which droop control is implemented as a load sharing scheme. 
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Regarding 𝑍𝑏𝑢𝑠𝐿𝐹, the circuit representation of Figure 2. 19 can be reduced to Figure 3. 1 
at low frequencies. This circuit is used to find the expression (3.2) for the bus impedance, 
valid for low frequencies within the bandwidth of the droop control and voltage feedback 
loop. From (3.2), droop control introduces m-1 low frequency poles and m low frequency 
zeros in the LHP. 
 
Figure 3. 1. Circuit representation of the bus impedance at low frequencies 
𝑍𝑏𝑢𝑠𝐿𝐹 =
1
∑ (𝑅𝑑𝑠𝑚 +
𝑠
𝐾𝐼𝑠𝑚
)
−1
𝑚
𝑗=1
=
∏ (𝑅𝑑𝑠1 +
𝑠
𝐾𝐼𝑠1
)𝑚𝑖=1
∑ (
∏ (𝑅𝑑𝑠1 +
𝑠
𝐾𝐼𝑠1
)𝑚𝑖=1
𝑅𝑑𝑠𝑗 +
𝑠
𝐾𝐼𝑠𝑗
)𝑚𝑗=1
 (3.2)  
 
Regarding 𝑍𝑏𝑢𝑠𝐻𝐹 , it is expected that the bus impedance will have a pair of complex 
conjugate dominant poles at the resonant frequency 𝜔𝑟 where interaction between the 
source and load sides occur. For frequencies above the bandwidth of the droop control, the 
droop resistances can be neglected from the circuit model as in Figure 3. 2, since these 
values are generally chosen to be very small so that the bus voltage does not deviate 
excessively from its nominal value with increasing load. The circuit model in Figure 3. 2 
is also equivalent to having a parallel RLC circuit as a source so the analysis can also be 
1
𝐾𝐼𝑠1
 
𝑅𝑑𝑠1 
1
𝐾𝐼𝑠𝑚
 
𝒁𝒃𝒖𝒔𝑳𝑭 
𝑅𝑑𝑠𝑚 
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extended to the case where the converters are fed by an input filter or to analyze the effect 
of long lines with point of load converters. 
It was shown before that representing the load side converters as negative 
resistances gives a more critical condition from the system stability point of view. For this 
reason the load input impedances are expressed as in (3.3).  
The expression for the bus impedance around the resonant frequency is found to be 
as in (3.4), where the parameters 𝐿𝑒𝑞, 𝜔𝑟 and ζ are given in (3.5-3.7). 
 
Figure 3. 2. Circuit representation of the bus impedance around the resonant frequency 
𝑒𝑗(𝑠)
𝑗𝑗(𝑠)
=
𝑉𝑏𝑢𝑠
2
𝑃𝑗
 
(3.3)  
𝑍𝑏𝑢𝑠 =
𝐿𝑒𝑞𝑠
𝑠2
𝜔𝑟
2 +
2𝜁
𝜔𝑟
𝑠 + 1
 
(3.4)  
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 𝐶𝑚 
𝒁𝒐𝒖𝒕𝒎 
1
𝐾𝑃𝑚
 
−
𝑉𝑏𝑢𝑠
2
𝑃1
 
𝒁𝒊𝒏𝟏 
−
𝑉𝑏𝑢𝑠
2
𝑃𝑛
 
𝒁𝒊𝒏𝒏 
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𝐿𝑒𝑞 =
1
∑ 𝐾𝐼𝑖
𝑚
𝑖=1
 (3.5)  
𝜔𝑟 = √
∑ 𝐾𝐼𝑖
𝑚
𝑖=1
∑ 𝐶𝑖
𝑚
𝑖=1
 (3.6)  
ζ =
1
2
∑ 𝐾𝑃𝑖
𝑚
𝑖=1 −
1
𝑉𝑏𝑢𝑠
2 ∑ 𝑃𝑗
𝑛
𝑗=1
√(∑ 𝐶𝑖
𝑚
𝑖=1 )(∑ 𝐾𝐼𝑖
𝑚
𝑖=1 )
 (3.7)  
 
From the expressions (3.4) – (3.7), the bus impedance has a pair of complex 
conjugate poles with damping factor ζ at the resonant frequency 𝜔𝑟. This expressions show 
how the parameters of the system affect the overall stability and dynamic performance. For 
example, an increase in the total power load will reduce the system damping factor ζ, hence 
deteriorating the bus voltage response during transients. 
In order for the system to remain stable, the following condition must be satisfied: 
ζ =
1
2
∑ 𝐾𝑃𝑖
𝑚
𝑖=1 −
1
𝑉𝑏𝑢𝑠
2 ∑ 𝑃𝑗
𝑛
𝑗=1
√(∑ 𝐶𝑖
𝑚
𝑖=1 )(∑ 𝐾𝐼𝑖
𝑚
𝑖=1 )
> 0 (3.8)  
∑𝐾𝑃𝑖
𝑚
𝑖=1
−
1
𝑉𝑏𝑢𝑠
2 ∑𝑃𝑗
𝑛
𝑗=1
> 0 (3.9)  
 
This gives an indication of the maximum power that can be supplied with the given 
sources without causing the DC bus to go unstable. Additionally, if the load demand 
increases, stability can be maintained by increasing the proportional gain of the voltage 
controllers on the source converters. This determines the region of stable operating points 
shown in Figure 3. 3.  
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Figure 3. 3. Region of stable operating points 
 Considering a minimum damping factor to obtain good dynamic performance of 
the system, the region defined in Figure 3. 3 reduces to the one in Figure 3. 4, where 𝛾 is 
given in (3.10). 
 
Figure 3. 4. Region of operating points with a minimum damping factor 
𝛾 = 2ζ𝑚𝑖𝑛√(∑𝐶𝑖
𝑛
𝑖=1
)(∑𝐾𝐼𝑖
𝑛
𝑖=1
) (3.10)  
 The damping factor of the bus impedance dominant poles (3.7) as well as the 
resonant frequency (3.6) can be monitored constantly based on the control parameters of 
the source converters, the total load demand and the bus voltage to determine if corrective 
actions should be implemented to ensure system stability. This corrective actions could be 
∑𝐾𝑃𝑖
𝑛
𝑖=1
 
𝑃𝑡𝑜𝑡𝑎𝑙 
𝑉𝑏𝑢𝑠
2  
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∑𝐾𝑃𝑖
𝑛
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𝑃𝑡𝑜𝑡𝑎𝑙 
𝑉𝑏𝑢𝑠
2  
ζ
min
  
region 
𝛾 
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either a load shedding scheme or increasing the proportional gain of the voltage 
compensator of the source converters. 
3.2. STABILIZING DAMPING IMPEDANCE DESIGN 
To preserve the modular characteristics of DC power distribution systems, one 
solution that will ensure stability and good dynamic performance of the DC bus is to 
introduce a damping impedance in parallel with the existing bus impedance. A design 
approach, based on the desired dynamic characteristics of the system, is presented here. 
Without loss of generality, the interaction between source subsystem and load subsystem 
connected to the same DC bus can be analyzed by considering the equivalent impedance 
small-signal model in Figure 3. 5 (a) where the source subsystem is represented by its 
output impedance 𝑍𝑜𝑢𝑡𝑆 and the load subsystem is represented by its input impedance 𝑍𝑖𝑛𝐿. 
The current source 𝑖̂𝑖𝑛𝑗 in Figure 3. 5 represents a small-signal perturbation in the DC bus 
such that the current injection – to – bus voltage transfer function gives the bus impedance 
when all other inputs are set to zero. This was also used in Section 2.1 when developing 
the small-signal model of a multi-converter system. 
The objective is to obtain a damping impedance 𝑍𝑑𝑎𝑚𝑝, also shown in Figure 3. 5 
(a), such that the overall bus impedance 𝑍𝑏𝑢𝑠−𝑑𝑎𝑚𝑝𝑒𝑑 has poles only in the left half plane 
with a minimum damping factor. In Figure 3. 5 (b), the bus impedance 𝑍𝑏𝑢𝑠 represents the 
parallel combination of the source output impedance and the load input impedance. The 
expression for the new overall bus impedance is obtained by determining the current 
injection-to-bus voltage transfer function in (3.11), which has the form of the closed loop 
transfer function of a negative feedback control system where the forward gain is the 
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original bus impedance and the feedback gain is the damping admittance, as in Figure 3. 5 
(c). The impedance 𝑍𝑑𝑎𝑚𝑝 can be designed based on the desired location of the dominant 
poles of (3.11).  
𝑍𝑏𝑢𝑠−𝑑𝑎𝑚𝑝𝑒𝑑 =
𝑣𝑏𝑢𝑠
𝑖̂𝑖𝑛𝑗
=
𝑍𝑏𝑢𝑠
1 +
𝑍𝑏𝑢𝑠
𝑍𝑑𝑎𝑚𝑝
 
(3.11)  
 
Figure 3. 5. Interacting subsystems representation: (a) circuital model, (b) reduced 
circuital model and (c) block diagram 
 The design procedure starts with determining the dominant poles of the bus 
impedance with the smallest damping factor, which are responsible for a resonant peak in 
the bus impedance Bode plot. In the previous section, it was determined that the bus 
impedance has the form of equation (3.12) for frequencies around the resonant frequency. 
𝑍𝑏𝑢𝑠 =
𝐿𝑒𝑞𝑠
𝑠2
𝜔𝑟
2 +
2ζ
𝜔𝑟
𝑠 + 1
 (3.12)  
 
𝑍𝑜𝑢𝑡𝑆 
𝑍𝑖𝑛𝐿 𝑍𝑑𝑎𝑚𝑝 𝑖̂𝑖𝑛𝑗 
+ 
𝑣𝑏𝑢𝑠 
- 
𝑍𝑏𝑢𝑠 𝑍𝑑𝑎𝑚𝑝 𝑖̂𝑖𝑛𝑗 
+ 
𝑣𝑏𝑢𝑠 
- 
(a) (b) 
𝑍𝑏𝑢𝑠 
1
𝑍𝑑𝑎𝑚𝑝
 
𝑖̂𝑖𝑛𝑗 𝑣𝑏𝑢𝑠 
+ 
− 
(c) 
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The objective is to obtain, for the closed loop system of Figure 3. 5 (c), a pair of 
dominant poles 𝑠𝑑 at the resonant frequency 𝜔𝑟 with minimum damping factor ζ𝑚𝑖𝑛. 
Consequently 𝑠𝑑, given by (3.13), must satisfy the characteristic equation of (3.11). This 
can be obtained by imposing the magnitude and phase conditions (3.14) and (3.15). 
𝑠𝑑 = −𝜔𝑟ζ𝑚𝑖𝑛 ± 𝑗𝜔𝑟√1 − ζ𝑚𝑖𝑛
2
 
(3.13)  
|
𝑍𝑏𝑢𝑠(𝑠𝑑)
𝑍𝑑𝑎𝑚𝑝(𝑠𝑑)
| = 1 
(3.14)  
arg (
𝑍𝑏𝑢𝑠(𝑠𝑑)
𝑍𝑑𝑎𝑚𝑝(𝑠𝑑)
) = 𝜋 
(3.15)  
 The damping impedance 𝑍𝑑𝑎𝑚𝑝 (3.16) is assumed to be equivalent to a passive 
series RLC network connected across the DC bus, so that the bus impedance is only 
modified in a certain frequency range around its resonant frequency. The parameters of the 
damping impedance to be determined are the resonant frequency 𝜔𝑑𝑎𝑚𝑝, the Q-factor 
𝑄𝑑𝑎𝑚𝑝 and the characteristic 𝑍0−𝑑𝑎𝑚𝑝. 
𝑍𝑑𝑎𝑚𝑝(𝑠) = 𝑅𝑑𝑎𝑚𝑝 + 𝑠𝐿𝑑𝑎𝑚𝑝 +
1
𝑠𝐶𝑑𝑎𝑚𝑝
= 𝑍0−𝑑𝑎𝑚𝑝
𝑠2
𝜔𝑑𝑎𝑚𝑝
2 +
𝑠
𝜔𝑑𝑎𝑚𝑝𝑄𝑑𝑎𝑚𝑝
+ 1
𝑠
𝜔𝑑𝑎𝑚𝑝
 
(3.16)  
 
The Q-factor will determined the frequency range in which the damping impedance 
will modify the overall bus impedance. This is depicted in Figure 3. 6 where it can be 
noticed that increasing 𝑄𝑑𝑎𝑚𝑝 increases the damping at the resonant frequency and, within 
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limits, widens the region in which the bus impedance is modified for a given factor 
𝑍0−𝑑𝑎𝑚𝑝.  
 
Figure 3. 6. Effect of the choice of 𝑄𝑑𝑎𝑚𝑝 on the bus impedance 
 To avoid the possibility of creating additional resonances in the bus impedance, 
𝑄𝑑𝑎𝑚𝑝 = 0.5 is chosen as a design parameter; then the damping impedance is critically 
damped and the expression for 𝑍𝑑𝑎𝑚𝑝 can be rearranged as in (3.17). 
𝑍𝑑𝑎𝑚𝑝(s) =
𝑍0−𝑑𝑎𝑚𝑝
𝜔𝑑𝑎𝑚𝑝
(𝜔𝑑𝑎𝑚𝑝 + 𝑠)
2
𝑠
 (3.17)  
Conditions (3.14) and (3.15) are now used to obtain expressions for 𝑍0−𝑑𝑎𝑚𝑝 and 
𝜔𝑑𝑎𝑚𝑝, so that the required damping impedance is determined. 
From the phase condition given in (3.15), an expression for 𝜔𝑑𝑎𝑚𝑝 (3.18) is found, 
where 𝜑 is the angle given by (3.19). 
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𝜔𝑑𝑎𝑚𝑝 = −
𝜔𝑟√1 − ζ𝑚𝑖𝑛
2
tan
𝜑
2
+ 𝜔𝑟ζ𝑚𝑖𝑛 
(3.18)  
𝜑 = tan−1
√1 − ζ𝑚𝑖𝑛
2
ζ𝑚𝑖𝑛
+ 𝜋 
(3.19)  
Considering now the amplitude condition given in (3.14), the value of 𝑍0−𝑑𝑎𝑚𝑝 
(3.20) is found. 
𝑍0−𝑑𝑎𝑚𝑝 =
1
2𝜔1(ζ𝑚𝑖𝑛 − ζ) (
1
𝜔𝑑𝑎𝑚𝑝
−
2ζ𝑚𝑖𝑛
𝜔𝑟
+
𝜔𝑑𝑎𝑚𝑝
𝜔𝑟2
)
 
(3.20)  
If the desired minimum damping for the system is chosen to be ζ𝑚𝑖𝑛 = 0.5, the 
expressions for 𝜔𝑑𝑎𝑚𝑝 and 𝑍0−𝑑𝑎𝑚𝑝 are reduced to (3.12) and (3.22). 
𝜔𝑑𝑎𝑚𝑝 = 𝜔𝑟 (3.21)  
𝑍0−𝑑𝑎𝑚𝑝 =
1
2𝜔1
𝜔𝑟
(
1
2 − ζ)
 
(3.22)  
Substituting the expressions found for 𝜔1, 𝜔𝑟 and ζ, the above equations become: 
𝜔𝑑𝑎𝑚𝑝 = √
∑ 𝐾𝐼𝑖
𝑚
𝑖=1
∑ 𝐶𝑖
𝑚
𝑖=1
 
(3.23)  
𝑍0−𝑑𝑎𝑚𝑝 =
1
√(∑ 𝐾𝐼𝑖
𝑚
𝑖=1 )(∑ 𝐶𝑖
𝑚
𝑖=1 ) − ∑ 𝐾𝑃𝑖
𝑚
𝑖=1 +
1
𝑉𝑏𝑢𝑠
2 ∑ 𝑃𝑗
𝑛
𝑗=1
 
(3.24)  
If the source converters control parameters are known, the load demand and bus 
voltage can be constantly monitored to determine the required damping in order to maintain 
stability and good dynamic performance. 
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3.3. IMPLEMENTATION OF THE DAMPING IMPEDANCE VIA PFF CONTROL 
The damping impedance can be introduced in the system in parallel with the 
existing bus impedance to make the system stable and to improve the dynamic 
performance. This feature allows designing individual subsystems as if they were operating 
in standalone mode and expand the power distribution system without compromising the 
overall stability margin. Positive Feed-forward control is an active approach that has been 
proposed in previous work with the purpose of inserting the damping impedance as a 
virtual impedance by modifying the control scheme of a load side converter such that an 
additional positive feed-forward loop is added to the existing feedback loop for output 
regulation. With this approach hardware modification is minimized and, additionally, the 
control parameters can be adjusted to account for changes in the system that might require 
adjustment of the damping impedance.  
A block diagram showing how PFF control is implemented is depicted in Figure 3. 
7. The transfer functions derived before in Section 2.2 for the case in which FB control is 
implemented for output voltage regulation will be modified by the addition of the PFF 
loop. The transfer functions involving the input voltage that are affected by the PFF loop 
are given in (3.25)-(3.26). Equation (3.25) shows that it is possible to modify the input 
impedance to introduce the required damping impedance. However, the new term 
appearing in equation (3.26) shows that the output regulation is negatively affected, 
causing the output voltage to be more sensitive to input voltage disturbances. This is the 
opposite of what is achieved with classical negative feed-forward control, in which case 
the outputs are made less sensitive to input voltage changes compromising the input port 
stability [38]. 
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𝑌𝑖𝑛𝑉𝑀−𝐹𝐹 = 𝑌𝑖𝑛𝐶𝑀 −
𝐺𝑖𝑔𝑐𝐶𝑀𝐺𝑣𝑔𝐶𝑀
𝐺𝑣𝑐𝐶𝑀
𝑇𝑣
1 + 𝑇𝑣
+
𝐺𝐹𝐹𝐺𝑖𝑔𝑐𝐶𝑀
1 + 𝑇𝑣
= 𝑌𝑖𝑛𝑉𝑀 +
1
𝑍𝑑𝑎𝑚𝑝
 
(3.25)  
𝐺𝑣𝑔𝑉𝑀−𝐹𝐹
=
𝐺𝑣𝑔𝐶𝑀
1 + 𝑇𝑣
+
𝐺𝐹𝐹𝐺𝑣𝑐𝐶𝑀
1 + 𝑇𝑣
= 𝐺𝑣𝑔𝑉𝑀
+
𝐺𝑣𝑑
𝐺𝑖𝑔𝑑
1
𝑍𝑑𝑎𝑚𝑝
 
(3.26)  
 
 
Figure 3. 7. Small-signal block diagram representation of a power converter with inner 
current loop and outer voltage loop feedback control and input voltage PFF control 
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?̂?𝑔 
?̂?𝑔𝑟𝑒𝑓
 
𝐺𝑖𝑔𝑖𝐶𝑀−𝑅𝑂
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𝐺𝑖𝑔𝑑𝐶𝑀−𝑅𝑂  
𝐺𝑖𝐿𝑖𝐶𝑀−𝑅𝑂  
𝐺𝑖𝐿𝑔𝐶𝑀−𝑅𝑂  
𝐺𝑖𝐿𝑑𝐶𝑀−𝑅𝑂  
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𝐺𝑣𝑑𝐶𝑀−𝑅𝑂 
𝑖?̂?𝑒𝑓 
− 
?̂?𝑟𝑒𝑓 
− 
+ 
+ 
+ + 
𝐺𝐶𝑉 𝐺𝐹𝐹 
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Based on the above discussion, the amount of damping that a certain converter can 
contribute to stabilize the DC bus should be limited so that its output regulation can still 
operate properly.  
A distributed implementation of PFF control is proposed here. Each load converter 
connected to a DC bus will contribute to the overall required damping impedance as in 
Figure 3. 8. The amount of damping introduced in each converter is given in (3.27). 
𝑍0−𝑑𝑎𝑚𝑝𝑖 is defined in (3.28) based on the design parameter (3.24). Coefficients 𝛼𝑖 
determine the contribution of the i-th converter around the resonant frequency and 𝑃𝑖 is the 
power consumption. Converters with high contribution 𝛼𝑖 will provide more damping to 
the DC bus (Figure 3. 9) at expense of their output regulation performance. However, since 
other load converters will also contribute, the negative effect of PFF control on a single 
converter is reduced while still providing the required damping for bus stabilization.  
𝑌𝑑𝑎𝑚𝑝𝑖 =
1
𝑍0−𝑑𝑎𝑚𝑝𝑖
𝑠
𝜔𝑑𝑎𝑚𝑝
𝑠2
𝜔𝑑𝑎𝑚𝑝
2 +
𝑠
𝜔𝑑𝑎𝑚𝑝𝑄𝑑𝑎𝑚𝑝
+ 1
 (3.27)  
1
𝑍0−𝑑𝑎𝑚𝑝𝑖
= 𝛼𝑖 (√(∑𝐾𝐼𝑖
𝑚
𝑖=1
)(∑𝐶𝑖
𝑚
𝑖=1
) −∑𝐾𝑃𝑖
𝑚
𝑖=1
)+
𝑃𝑖
𝑉𝑏𝑢𝑠
2  
(3.28)  
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Figure 3. 8. Distributed damping impedance implementation 
  
Figure 3. 9. Effect of increasing the damping contribution in converter 𝑖 
 In order to determine the contribution of each load, the following constrained 
optimization problem is solved. The function in (3.29) is minimized subject to the 
constraints in (3.30) so that the effect on the input-to-output voltage transfer function of 
PFF control at the resonant frequency is minimized.  
𝐹𝑚(𝛼1, …𝛼𝑖 , … 𝛼𝑛 ) = ∑𝐴𝑖 |
𝐺𝑣𝑑−𝑖(𝑗𝜔𝑟𝑒𝑠)
𝐺𝑖𝑔𝑑−𝑖(𝑗𝜔𝑟𝑒𝑠)
| 𝛼𝑖
𝑛
𝑖=1
 (3.29)  
Source 
Subsystem Load 
Converter 1 
𝑍𝑑𝑎𝑚𝑝−1 
Load 
Converter 2 
𝑍𝑑𝑎𝑚𝑝−2 
Load 
Converter n 
𝑍𝑑𝑎𝑚𝑝−𝑛 
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𝛼𝑖 > 0,∑𝛼𝑖
𝑛
𝑖=1
= 1 
(3.30)  
The weight factor 𝐴𝑖 in (3.29) depends on the loads that converter 𝑖 is serving. For 
example, if a critical load, such as the propulsion system in a ship, is connected to a certain 
converter, this converter will have a large weight factor so that its contribution can be 
reduced. In the same way, converters supplying non-critical loads, such as lighting, will 
have smaller weight factor. 
Since (3.29) does not depend on the actual damping impedance, (3.29) and (3.30) 
can be solved using the nominal characteristics of the load converters for their rated power. 
The process of determining the contribution factors can be performed each time a new load 
module is added/removed from the system. 
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CHAPTER 4 
SIMULATION AND EXPERIMENTAL RESULTS 
4.1. SYSTEM EVALUATION AND DAMPING IMPEDANCE DESIGN 
The system presented in Section 2.2.4 is considered here to show the damping 
impedance design process. In order to show the effectiveness of the proposed controller 
the operating point has been changed to the one described in Table 4. 1 which represents a 
more critical case. Additionally the converter and control parameters are depicted in Table 
4. 2. The reduced order circuit model used to analyze the bus impedance is given in the 
Figure 4. 1.  
Table 4. 1. System Parameters 
Parameter Value 
Input voltage (𝑉𝑖𝑛−1) 200𝑉 
Input voltage (𝑉𝑖𝑛−2) 120𝑉 
Bus voltage (𝑉𝑏𝑢𝑠) 100𝑉 
Output voltage 1 (𝑉01) 47𝑉 
Peak 3∅ output voltage (𝑉𝑜2) 36.5𝑉 
Switching frequency (𝑓𝑠) 20𝑘𝐻 
Table 4. 2. Converter and Control Parameters 
Parameter BKS1 BKS2 BKL VSI 
𝐿𝑓𝑖𝑙𝑡 1𝑚𝐻 1𝑚𝐻 1𝑚𝐻 1𝑚𝐻 
𝐶𝑓𝑖𝑙𝑡 90𝜇𝐹 90𝜇𝐹 90𝜇𝐹 90𝜇𝐹 
𝑅𝑙𝑜𝑎𝑑 - - 10Ω 5Ω 
Droop resistance (𝑅𝑑) 2.5Ω 2.5Ω - - 
Inner current loop PI control     
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𝐾𝑃𝐶𝑀 0.0406 0.0676 0.0811 0.1623 
𝐾𝐼𝑉𝑀 70.7229 117.8715 147.9391 320.7963 
Outer voltage loop PI control     
𝐾𝑃𝑉𝑀 0.0509 0.0509 0.1108 0.0954 
𝐾𝐼𝑉𝑀 63.7879 63.7879 132.4615 221.1154 
 
At low frequencies, the bus impedance is mainly dominated by the source output 
impedance which is affected by the droop resistance and the integral gains of the voltage 
controllers. The circuit representation from Figure 3. 7 can be reduced to Figure 3. 8 to 
estimate the low frequency behavior using equation (3.2) from Section 3.1. A comparison 
between the complete analytical model and the estimated bus impedance at low frequencies 
is shown in Figure 4. 3. 
 
Figure 4. 1. DC bus circuit representation of system under study 
1
𝐾𝐼𝑠1
 
𝐶𝑠1 
𝒁𝒐𝒖𝒕𝒔𝟏 
1
𝐾𝑃𝑠1
 
𝑅𝑑𝑠1 
1
𝐾𝐼𝑠2
 
𝐶𝑠2 
𝒁𝒐𝒖𝒕𝒔𝟐 
1
𝐾𝑃𝑠2
 
𝑅𝑑𝑠2 
−
𝑉𝑏𝑢𝑠
2
𝑃𝐵𝐾𝐿
 
𝒁𝒊𝒏𝑩𝑲𝑳 
−
𝑉𝑏𝑢𝑠
2
𝑃𝑉𝑆𝐼
 𝒁𝒊𝒏𝑽𝑺𝑰 
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Figure 4. 2. DC bus circuit representation for low frequencies 
 
Figure 4. 3. DC bus impedance estimation at low frequencies 
 At higher frequencies, the bus impedance is determined using the equivalent circuit 
in Figure 4. 4 and equations (3.3)-(3.7). A comparison between the complete analytical 
model and the estimated bus impedance at higher frequencies is shown in Figure 4. 5. The 
resonant peak of the reduced order model bus impedance in Figure 4. 5 is larger than the 
1
𝐾𝐼𝑠1
 
𝑅𝑑𝑠1 
1
𝐾𝐼𝑠2
 
𝑅𝑑𝑠2 
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one obtained with a complete analytical model, this is because of the constant power load 
approximation used for the load input impedance model. However, it will be shown that 
using the reduced order model for designing the stabilizing controller effectively increases 
the damping factor of the system. 
 
Figure 4. 4. DC bus circuit representation at the resonant frequency 
1
𝐾𝐼𝑠1
 
𝐶𝑠1 
𝒁𝒐𝒖𝒕𝒔𝟏 
1
𝐾𝑃𝑠1
 
1
𝐾𝐼𝑠2
 
𝐶𝑠2 
𝒁𝒐𝒖𝒕𝒔𝟐 
1
𝐾𝑃𝑠2
 
−
𝑉𝑏𝑢𝑠
2
𝑃𝐵𝐾𝐿
 
𝒁𝒊𝒏𝑩𝑲𝑳 
−
𝑉𝑏𝑢𝑠
2
𝑃𝑉𝑆𝐼
 
𝒁𝒊𝒏𝑽𝑺𝑰 
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Figure 4. 5. DC bus impedance estimation at the resonant frequency 
 The poles and zeros of the complete analytical model and the estimations at low 
and high frequencies is shown in Figure 4. 6. The low frequencies poles and zeros are 
accurately estimated by the reduced order model. At the resonant frequency, there is a 
discrepancy in the location of the dominant poles as expected from results shown in Figure 
4. 5. 
 
Figure 4. 6. Estimation of the dominant poles and zeros of the DC bus impedance for the 
system under study 
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 The resonant frequency and damping factor of the dominant poles obtained from 
the complete analytical model and the reduced order model are given in 0. 
Table 4. 3. Bus Impedance Resonant Frequency and Damping Factor 
Parameter Complete model Reduced order model 
𝜔𝑟 510 rad/s 682 rad/s 
𝜁 0.147 0.151 
The parameters obtained with the reduced order model are used to design the 
required damping impedance to obtain a minimum damping factor of 0.5 for the system 
following the procedure from Section 3.2. 
From equations (3.23) and (3.24), the parameters of the damping impedance are 
found to be 𝜔𝑑𝑎𝑚𝑝 = 682 𝑟𝑎𝑑/𝑠 and 𝑍0−𝑑𝑎𝑚𝑝 = 11.8 Ω. 𝑄𝑑𝑎𝑚𝑝 was chosen to be 0.5 so 
that the bus impedance is modified around the resonant frequency without introducing new 
resonances.  
The effect of the damping impedance on the resonant peak of the bus impedance is 
shown in Figure 4. 7 and Figure 4. 8 for the complete analytical model and the reduced 
order model respectively. The resonant peak has been reduced compared to the original 
bus impedance which indicates an improvement in the damping factor. 
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Figure 4. 7. Improvement in the DC bus impedance resonant peak – Analytical model 
 
Figure 4. 8. Improvement in the DC bus impedance resonant peak – Reduced order 
model 
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4.2. EXPERIMENTAL RESULTS 
The system under study was constructed in the laboratory using custom-designed 
IGBT-based switching converters to validate the proposed reduce order model of the bus 
impedance, the design procedure of the damping impedance and the distributed 
implementation of PFF control. 
The two source buck converters (BKS1 and BKS2) and the load voltage source 
inverter (VSI) are digitally controlled using two dSPACE DS1104 DSP-based control 
platforms. BKS1 and BKS2 share the same control platform. The digital control of the load 
buck converter (BKL) is implemented using a TI TMS320F28335 DSP control card 
mounted on custom designed control interface and sensing board. 
As a first step, to validate the reduced order model, the bus impedance was 
measured using network analyzer techniques. A 14-bit PRBS signal (approximation of 
white noise) is injected in the control signal of the existing converters to perturb the DC 
bus. First, the perturbation is injected in BKS1 and the bus voltage and bus current shown 
in Figure 4. 9 (a) are measured to obtain the aggregated load impedance as in (4.1). In a 
second test, the perturbation is injected in the VSI as in Figure 4. 9 (b) and the bus voltage 
and current are measured to obtain the source impedance (4.2). The overall bus impedance 
is obtained in (4.3). 
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Figure 4. 9. Bus impedance measurement procedure 
 
𝑍𝐿𝑜𝑎𝑑(𝑗𝜔) =
𝐹𝐹𝑇(𝑉𝐵𝑈𝑆1)
𝐹𝐹𝑇(𝐼𝐵𝑈𝑆1)
  
(4.1)  
𝑍𝑆𝑜𝑢𝑟𝑐𝑒(𝑗𝜔) =
𝐹𝐹𝑇(𝑉𝐵𝑈𝑆2)
𝐹𝐹𝑇(𝐼𝐵𝑈𝑆2)
 
(4.2)  
1
𝑍𝑏𝑢𝑠(𝑗𝜔)
=
1
𝑍𝐿𝑜𝑎𝑑(𝑗𝜔)
+
1
𝑍𝑆𝑜𝑢𝑟𝑐𝑒(𝑗𝜔)
 
(4.3)  
 
(a) 
(b) 
BKS1 
PRBS 
𝑰𝑩𝑼𝑺𝟏 
BKL 
VSI 
+ 
𝑽𝑩𝑼𝑺𝟏 
- 
𝒁𝑳𝒐𝒂𝒅(𝒋𝝎) 
BKS2 
𝑰𝑩𝑼𝑺𝟐 
+ 
𝑽𝑩𝑼𝑺𝟐 
- 
𝒁𝑺𝒐𝒖𝒓𝒄𝒆(𝒋𝝎) 
BKS1 BKL 
VSI BKS2 
PRBS 
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The measured bus impedance is shown in Figure 4. 10 (dotted-blue), where is 
compared to the reduced order model (solid-green) obtained based on the circuit from 
Figure 4. 1. The result from the measurement is fit to a candidate transfer function using a 
Least Squares fitting technique detailed in [16] which gives a parametric model of the 
experimental setup, also shown in Figure 4. 10 (dash-red). In Figure 4. 11, the dominant 
poles and zeros of the parametric model of the bus impedance are compared to the low and 
high frequency estimations as it was done in Section 4.1. 
 
Figure 4. 10. Bus impedance measurement 
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Figure 4. 11. Bus impedance measurement 
The damping impedance that was designed in Section 4.1 is introduced in parallel 
with the existing bus impedance by implementing the distributed PFF control proposed in 
Section 3.3 with the objective of improving the overall damping factor of the system 
without compromising the output regulation of the load converters. The total damping 
impedance is distributed between the load buck converter and the load voltage source 
inverter as in (4.4), where 𝑍𝑑𝑎𝑚𝑝𝐵𝐾𝐿 and 𝑍𝑑𝑎𝑚𝑝𝑉𝑆𝐼are given in (4.5) and (4.6).  
1
𝑍𝑑𝑎𝑚𝑝
=
1
𝑍𝑑𝑎𝑚𝑝𝐵𝐾𝐿
+
1
𝑍𝑑𝑎𝑚𝑝𝑉𝑆𝐼
 (4.4)  
1
𝑍𝑑𝑎𝑚𝑝𝐵𝐾𝐿
=
1
𝑍0−𝑑𝑎𝑚𝑝𝐵𝐾𝐿
𝑠
𝜔𝑑𝑎𝑚𝑝
𝑠2
𝜔𝑑𝑎𝑚𝑝
2 +
𝑠
𝜔𝑑𝑎𝑚𝑝𝑄𝑑𝑎𝑚𝑝
+ 1
 (4.5)  
1
𝑍𝑑𝑎𝑚𝑝𝑉𝑆𝐼
=
1
𝑍0−𝑑𝑎𝑚𝑝𝑉𝑆𝐼
𝑠
𝜔𝑑𝑎𝑚𝑝
𝑠2
𝜔𝑑𝑎𝑚𝑝
2 +
𝑠
𝜔𝑑𝑎𝑚𝑝𝑄𝑑𝑎𝑚𝑝
+ 1
 (4.6)  
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The quantities 𝑍0−𝑑𝑎𝑚𝑝𝐵𝐾𝐿 and 𝑍0−𝑑𝑎𝑚𝑝𝑉𝑆𝐼 are given in (4.7) and (4.8) 
respectively, where 𝛼𝐵𝐾𝐿 and 𝛼𝑉𝑆𝐼 are chosen such that the effect of PFF control in the 
input-to-output transfer function around the resonant frequency is reduced. This is achieved 
by minimizing the function (4.9) given the constraints in (4.10). As explained before, 𝐴𝐵𝐾𝐿 
and 𝐴𝑉𝑆𝐼 are weight factors that should be chosen depending on how critical are the loads 
connected to a specific converter. All the design variables and the resulting parameters for 
the designed damping impedance are given in Table 4. 4. 
1
𝑍0−𝑑𝑎𝑚𝑝𝐵𝐾𝐿
= 𝛼𝐵𝐾𝐿
(
 √(∑𝐾𝐼𝑖
2
𝑖=1
)(∑𝐶𝑖
2
𝑖=1
) −∑𝐾𝑃𝑖
2
𝑖=1
)
 +
𝑃𝐵𝐾𝐿
𝑉𝑏𝑢𝑠
2  (4.7)  
1
𝑍0−𝑑𝑎𝑚𝑝𝑉𝑆𝐼
= 𝛼𝑉𝑆𝐼
(
 √(∑𝐾𝐼𝑖
2
𝑖=1
)(∑𝐶𝑖
2
𝑖=1
) −∑𝐾𝑃𝑖
2
𝑖=1
)
 +
𝑃𝑉𝑆𝐼
𝑉𝑏𝑢𝑠
2  (4.8)  
𝐹𝑚(𝛼𝐵𝐾𝐿 , 𝛼𝑉𝑆𝐼) = 𝐴𝐵𝐾𝐿 |
𝐺𝑣𝑑𝐵𝐾𝐿(𝑗𝜔𝑟𝑒𝑠)
𝐺𝑖𝑔𝑑𝐵𝐾𝐿
(𝑗𝜔𝑟𝑒𝑠)
| 𝛼𝐵𝐾𝐿 + 𝐴𝑉𝑆𝐼 |
𝐺𝑣𝑑𝑉𝑆𝐼(𝑗𝜔𝑟𝑒𝑠)
𝐺𝑖𝑔𝑑𝑉𝑆𝐼
(𝑗𝜔𝑟𝑒𝑠)
| 𝛼𝑉𝑆𝐼 (4.9)  
𝛼𝐵𝐾𝐿 , 𝛼𝑉𝑆𝐼 > 0, 𝛼𝐵𝐾𝐿 + 𝛼𝑉𝑆𝐼 = 1 (4.10)  
A step change in the reference voltage of the VSI is applied as perturbation to 
demonstrate the improvement in the oscillations in the bus voltage. Figure 4. 12 shows the 
measured bus voltage (AC coupled) during the test without the stabilizing controller (blue) 
and with PFF control (red). 
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Table 4. 4. Stabilizing controller parameters 
Parameter Value 
𝜔𝑑𝑎𝑚𝑝 682 𝑟𝑎𝑑/𝑠 
𝑍0−𝑑𝑎𝑚𝑝 11.8 Ω 
𝑄𝑑𝑎𝑚𝑝 0.5 
𝐴𝐵𝐾𝐿 0.8 
𝐴𝑉𝑆𝐼 0.2 
𝛼𝐵𝐾𝐿 0.01 
𝛼𝑉𝑆𝐼 0.99 
 
 
 
Figure 4. 12. Bus voltage measurement during a step change in the VSI reference voltage 
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4.3. ADAPTIVE STABILIZING CONTROLLER 
The gains 𝑍0−𝑑𝑎𝑚𝑝𝐵𝐾𝐿 and 𝑍0−𝑑𝑎𝑚𝑝𝑉𝑆𝐼 that were defined in (4.7) and (4.8) can be 
adjusted to account for changes in the load. The main benefit of this approach is that at low 
power the required damping is less, but if this were kept constant based on the worst 
condition (full power), the output performance of the converters would be much more 
degraded. Additionally, each converter only needs local measurements to determine their 
contributions. 
To show how the adaptive gains can be implemented, the system under study is 
simulated. Figure 4. 13 through Figure 4. 16 show the overall switching model and the 
controllers implemented in Matlab Simulink for this purpose. 
 
Figure 4. 13. Switching model of the system under test implemented in Matlab Simulink 
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Figure 4. 14. Simulink diagram of the controller for Source Buck1 
 
Figure 4. 15. Simulink diagram of the controller for BKL 
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Figure 4. 16. Simulink diagram of the controller for VSI 
 The feed-forward gains 𝐺𝐹𝐹𝐵𝐾𝐿 and 𝐺𝐹𝐹𝑉𝑆𝐼 for each converter are as in (4.11), 
(4.12) and (4.13). The expressions in (4.12) and (4.13) are proper transfer functions that 
can be fully implemented in digital processors.  
𝐺𝐹𝐹𝐵𝐾𝐿 = 𝐺𝐹𝐹1𝐵𝐾𝐿𝐺𝑑𝑎𝑚𝑝𝐵𝐾𝐿 
𝐺𝐹𝐹𝑉𝑆𝐼 = 𝐺𝐹𝐹1𝑉𝑆𝐼𝐺𝑑𝑎𝑚𝑝𝑉𝑆𝐼 
(4.11)  
𝐺𝐹𝐹1𝐵𝐾𝐿 =
1 + 𝑇𝑣𝐵𝐾𝐿(𝑠)
𝐺𝑖𝑔𝑐𝐶𝑀𝐵𝐾𝐿
(𝑠)
=
𝐺𝑖𝐿𝑑𝐵𝐾𝐿(𝑠) + 𝐺𝐶𝑉𝐵𝐾𝐿(𝑠)𝐺𝑣𝑑𝐵𝐾𝐿(𝑠)
𝐺𝑖𝑔𝑑𝐵𝐾𝐿
(𝑠)
 
𝐺𝐹𝐹1𝑉𝑆𝐼 =
1 + 𝑇𝑣𝑉𝑆𝐼(𝑠)
𝐺𝑖𝑔𝑐𝐶𝑀𝑉𝑆𝐼
(𝑠)
=
𝐺𝑖𝐿𝑑𝑉𝑆𝐼(𝑠) + 𝐺𝐶𝑉𝑉𝑆𝐼(𝑠)𝐺𝑣𝑑𝑉𝑆𝐼(𝑠)
𝐺𝑖𝑔𝑑𝑉𝑆𝐼
(𝑠)
 
(4.12)  
𝐺𝑑𝑎𝑚𝑝𝐵𝐾𝐿 =
1
𝑍𝑑𝑎𝑚𝑝𝐵𝐾𝐿
=
1
𝑍0−𝑑𝑎𝑚𝑝𝐵𝐾𝐿
𝑠
𝜔𝑑𝑎𝑚𝑝
𝑠2
𝜔𝑑𝑎𝑚𝑝
2 +
𝑠
𝜔𝑑𝑎𝑚𝑝𝑄𝑑𝑎𝑚𝑝
+ 1
 
𝐺𝑑𝑎𝑚𝑝𝑉𝑆𝐼 =
1
𝑍𝑑𝑎𝑚𝑝𝑉𝑆𝐼
=
1
𝑍0−𝑑𝑎𝑚𝑝𝑉𝑆𝐼
𝑠
𝜔𝑑𝑎𝑚𝑝
𝑠2
𝜔𝑑𝑎𝑚𝑝
2 +
𝑠
𝜔𝑑𝑎𝑚𝑝𝑄𝑑𝑎𝑚𝑝
+ 1
 
(4.13)  
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Actual Simulink implementation of PFF control for the load buck and load VSI 
converters are shown in Figure 4. 17. 
 
 
Figure 4. 17. Simulink diagram of the PFF control implementation in BKL and VSI 
 A step change in the VSI output voltage is applied so that the power supplied by 
this converter changes from a quarter of its rated power to full power. The results in Figure 
4. 18 (blue) show that the system is stable but after a disturbance - the load change in this 
case - oscillations are lightly damped. This verifies the analysis done in Section 4.1. When 
implementing PFF control in each load converter as described above, the transient response 
of the bus voltage has improved as shown in Figure 4. 18 (red), where it can also be noticed 
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that the output voltage control in presence of variations in the input voltage is appropriate 
with well damped oscillations after the disturbance. The bus current is also monitored in  
Figure 4. 19, as well as the input currents for each load converter. These signals were 
filtered to remove the frequency component corresponding to the switching frequency. 
Figure 4. 20 shows how the required damping changes as the load demand changes. 
 
Figure 4. 18. Simulated transient response of the bus voltage (𝑉𝐵𝑈𝑆), BKL output voltage 
(𝑉𝐵𝐾𝐿) and VSI output voltage (𝑉𝑉𝑆𝐼) without (blue) and with (red) PFF control 
 
Figure 4. 19. Improvement in the simulated transient response of the bus current (𝐼𝐵𝑈𝑆), 
BKL input current (𝐼𝑖𝑛𝐵𝐾𝐿) and VSI input current (𝐼𝑖𝑛𝑉𝑆𝐼) 
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Figure 4. 20. Change in the required damping after a change in the load 
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CHAPTER 5 
CONCLUSIONS AND FUTURE WORK
5.1 CONCLUSIONS 
The increase number of power electronic converters in DC systems for various 
applications and the emergent behavior that appears as consequence of the interacting 
control loops were the main motivation for this work.  
In Chapter 2, a modelling approach to simplify the process of obtaining all the 
small-signal transfer functions of a multi-converter system was presented. The 
development of a reduced order model for the bus impedance was proposed. The main 
advantage of the reduced order model is that it can simplify the stability analysis and 
additionally it allows to determine which parameters of the system have the biggest impact 
in the dynamic performance of multi-converter systems. 
The proposed bus impedance reduced order model was used in Chapter 3 to 
estimate the location of the bus impedance dominant poles which indicate the damping 
factor of the system. The design of a stabilizing impedance to improve the damping factor 
of the system was also proposed. Finally, an optimal distribution of the damping impedance 
between several load side converters was presented in order to minimize the negative effect 
of PFF control in the output regulation of a single converter while still providing enough 
damping for improvement of the transient performance of the DC bus.  
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In Chapter 4, the proposed reduced order model and implementation of PFF control 
were validated experimentally in a system consisting of four converter, two sources and 
two loads. To account for changes in the load demand, an adaptive implementation of the 
gain of the damping impedance was presented and this was validated with simulation 
results. 
5.2  FUTURE WORK 
The following topics are proposed to continue the work presented in this 
dissertation. 
5.2.1. REDUCED ORDER MODEL FOR MULTI-BUS SYSTEMS 
The reduced order model for the bus impedance proposed in this dissertation 
simplifies the task of obtaining a model for DC power distribution systems with a single 
DC bus, useful in the stability and dynamic performance evaluation. This model can be 
extended to the case of multiple buses as shown below in Figure 5. 1, in which the first 
load converter from bus 1 is supplying a second bus. From the model, it can be seen that, 
with the approximations made, the bus impedances can be determined and analyzed 
independently. 
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Figure 5. 1. Circuit representation of the DC bus impedance for a two-bus DC power 
distribution system 
5.2.2. ADAPTIVE STABILIZING CONTROLLER 
The adaptive controller proposed in this dissertation accounts for changes in the load 
demand, which modifies the amount of damping that the system requires to maintain a 
good stability margin and dynamic performance.  
An additional adaptation law is required to account for changes that may happen in 
the source subsystem. Changes in the source subsystem that would modify the dynamic 
performance of the overall system could include variation on the feedback control 
parameters, variations on the total bus capacitance or the connection/disconnection of 
sources. 
1
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This new adaptation law has to modify the resonant frequency of the damping 
impedance since a change on the source side will modify the resonant frequency of the bus 
impedance reduced order model. 
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